LIM Algorithms for Diodes and Branch Capacitors

Jose E Schutt-Aine, Patrick Goh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The latency insertion method (LIM) has been demonstrated as an optimum algorithm for the transient simulation of large networks. However, several network topologies and circuit elements do not lead to a LIM-compatible formulation. This work addresses the derivation of LIM expressions for non-standard topologies and elements. In particular, we address the formulation for nonlinear elements and branch capacitors. Examples and comparisons are given for evaluating the algorithms.

Original languageEnglish (US)
Title of host publicationIEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781538665923
DOIs
StatePublished - Apr 2 2019
Event2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018 - Chandigarh, India
Duration: Dec 16 2018Dec 18 2018

Publication series

NameIEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018

Conference

Conference2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018
CountryIndia
CityChandigarh
Period12/16/1812/18/18

Fingerprint

Diodes
Capacitors
Topology
Networks (circuits)

Keywords

  • latency
  • simulation
  • time step
  • transient

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Schutt-Aine, J. E., & Goh, P. (2019). LIM Algorithms for Diodes and Branch Capacitors. In IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018 [8680874] (IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDAPS.2018.8680874

LIM Algorithms for Diodes and Branch Capacitors. / Schutt-Aine, Jose E; Goh, Patrick.

IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018. Institute of Electrical and Electronics Engineers Inc., 2019. 8680874 (IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Schutt-Aine, JE & Goh, P 2019, LIM Algorithms for Diodes and Branch Capacitors. in IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018., 8680874, IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018, Institute of Electrical and Electronics Engineers Inc., 2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018, Chandigarh, India, 12/16/18. https://doi.org/10.1109/EDAPS.2018.8680874
Schutt-Aine JE, Goh P. LIM Algorithms for Diodes and Branch Capacitors. In IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018. Institute of Electrical and Electronics Engineers Inc. 2019. 8680874. (IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018). https://doi.org/10.1109/EDAPS.2018.8680874
Schutt-Aine, Jose E ; Goh, Patrick. / LIM Algorithms for Diodes and Branch Capacitors. IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018. Institute of Electrical and Electronics Engineers Inc., 2019. (IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018).
@inproceedings{4dad9e9876f94fe69243a81eab23d05c,
title = "LIM Algorithms for Diodes and Branch Capacitors",
abstract = "The latency insertion method (LIM) has been demonstrated as an optimum algorithm for the transient simulation of large networks. However, several network topologies and circuit elements do not lead to a LIM-compatible formulation. This work addresses the derivation of LIM expressions for non-standard topologies and elements. In particular, we address the formulation for nonlinear elements and branch capacitors. Examples and comparisons are given for evaluating the algorithms.",
keywords = "latency, simulation, time step, transient",
author = "Schutt-Aine, {Jose E} and Patrick Goh",
year = "2019",
month = "4",
day = "2",
doi = "10.1109/EDAPS.2018.8680874",
language = "English (US)",
series = "IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018",
address = "United States",

}

TY - GEN

T1 - LIM Algorithms for Diodes and Branch Capacitors

AU - Schutt-Aine, Jose E

AU - Goh, Patrick

PY - 2019/4/2

Y1 - 2019/4/2

N2 - The latency insertion method (LIM) has been demonstrated as an optimum algorithm for the transient simulation of large networks. However, several network topologies and circuit elements do not lead to a LIM-compatible formulation. This work addresses the derivation of LIM expressions for non-standard topologies and elements. In particular, we address the formulation for nonlinear elements and branch capacitors. Examples and comparisons are given for evaluating the algorithms.

AB - The latency insertion method (LIM) has been demonstrated as an optimum algorithm for the transient simulation of large networks. However, several network topologies and circuit elements do not lead to a LIM-compatible formulation. This work addresses the derivation of LIM expressions for non-standard topologies and elements. In particular, we address the formulation for nonlinear elements and branch capacitors. Examples and comparisons are given for evaluating the algorithms.

KW - latency

KW - simulation

KW - time step

KW - transient

UR - http://www.scopus.com/inward/record.url?scp=85064670497&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85064670497&partnerID=8YFLogxK

U2 - 10.1109/EDAPS.2018.8680874

DO - 10.1109/EDAPS.2018.8680874

M3 - Conference contribution

AN - SCOPUS:85064670497

T3 - IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018

BT - IEEE Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -