Latency insertion method (LIM) for electro-thermal analysis of 3-d integrated systems at pre-layout design stages

Dmitri Klokotov, Jose E Schutt-Aine

Research output: Contribution to journalArticle

Abstract

In this paper, a fast circuit simulation technique based on the latency insertion method (LIM) is proposed for the electro-thermal analysis of circuits and high-performance systems. Application of the method to the problems specific to the early pre-layout design stages is considered. This method can be particularly useful for the early tradeoff and feasibility studies of on-chip and off-chip interconnect systems as well as of entire chip and package structures. The proposed method is shown to be suitable for modeling of both electrical and thermal phenomena occurring in high-speed high-performance very large scale integration circuits at the pre-layout design stages. Capability of the LIM to perform steady state and transient thermal analysis of a 3-D integrated circuit model is demonstrated with an example derived from an actual industry design. The experiments carried out in this paper demonstrate that the proposed methodology significantly outperforms conventional computer-aided design tools.

Original languageEnglish (US)
Article number6490023
Pages (from-to)1138-1147
Number of pages10
JournalIEEE Transactions on Components, Packaging and Manufacturing Technology
Volume3
Issue number7
DOIs
StatePublished - 2013

Keywords

  • Circuit simulation
  • electro-thermal analysis
  • integrated circuit (IR) drop
  • latency insertion
  • latency insertion method (LIM)
  • power integrity
  • thermal simulation

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Industrial and Manufacturing Engineering
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Latency insertion method (LIM) for electro-thermal analysis of 3-d integrated systems at pre-layout design stages'. Together they form a unique fingerprint.

  • Cite this