Late breaking results: Distributed timing analysis at scale

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As the design complexities continue to grow, the need to efficiently analyze circuit timing with billions of transistors is quickly becoming the major bottleneck to the overall chip design flow. In this work we introduce a distributed timer that (1) has scalable performance, (2) can be seamless integrable to existing EDA applications, (3) enables transparent resource management, (4) has robust faulttolerant control. We evaluate the distributed timer using a set of large industry benchmarks on a cluster with 24 nodes. The results show that the proposed timer achieves full accuracy over all designs with high performance and good scalability.

Original languageEnglish (US)
Title of host publicationProceedings of the 56th Annual Design Automation Conference 2019, DAC 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450367257
DOIs
StatePublished - Jun 2 2019
Event56th Annual Design Automation Conference, DAC 2019 - Las Vegas, United States
Duration: Jun 2 2019Jun 6 2019

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Conference

Conference56th Annual Design Automation Conference, DAC 2019
CountryUnited States
CityLas Vegas
Period6/2/196/6/19

Fingerprint

Timing Analysis
Timing circuits
Fault-tolerant Control
Robust control
Resource Management
Robust Control
Scalability
Timing
Transistors
Chip
Continue
High Performance
Industry
Benchmark
Evaluate
Vertex of a graph
Design

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Huang, T-W., Lin, C. X., & Wong, M. D. F. (2019). Late breaking results: Distributed timing analysis at scale. In Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019 [a229] (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/3316781.3322470

Late breaking results : Distributed timing analysis at scale. / Huang, Tsung-Wei; Lin, Chun Xun; Wong, Martin D F.

Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. a229 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Huang, T-W, Lin, CX & Wong, MDF 2019, Late breaking results: Distributed timing analysis at scale. in Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019., a229, Proceedings - Design Automation Conference, Institute of Electrical and Electronics Engineers Inc., 56th Annual Design Automation Conference, DAC 2019, Las Vegas, United States, 6/2/19. https://doi.org/10.1145/3316781.3322470
Huang T-W, Lin CX, Wong MDF. Late breaking results: Distributed timing analysis at scale. In Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc. 2019. a229. (Proceedings - Design Automation Conference). https://doi.org/10.1145/3316781.3322470
Huang, Tsung-Wei ; Lin, Chun Xun ; Wong, Martin D F. / Late breaking results : Distributed timing analysis at scale. Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - Design Automation Conference).
@inproceedings{9855bc391d5142edac1ac1418ba8432e,
title = "Late breaking results: Distributed timing analysis at scale",
abstract = "As the design complexities continue to grow, the need to efficiently analyze circuit timing with billions of transistors is quickly becoming the major bottleneck to the overall chip design flow. In this work we introduce a distributed timer that (1) has scalable performance, (2) can be seamless integrable to existing EDA applications, (3) enables transparent resource management, (4) has robust faulttolerant control. We evaluate the distributed timer using a set of large industry benchmarks on a cluster with 24 nodes. The results show that the proposed timer achieves full accuracy over all designs with high performance and good scalability.",
author = "Tsung-Wei Huang and Lin, {Chun Xun} and Wong, {Martin D F}",
year = "2019",
month = "6",
day = "2",
doi = "10.1145/3316781.3322470",
language = "English (US)",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019",
address = "United States",

}

TY - GEN

T1 - Late breaking results

T2 - Distributed timing analysis at scale

AU - Huang, Tsung-Wei

AU - Lin, Chun Xun

AU - Wong, Martin D F

PY - 2019/6/2

Y1 - 2019/6/2

N2 - As the design complexities continue to grow, the need to efficiently analyze circuit timing with billions of transistors is quickly becoming the major bottleneck to the overall chip design flow. In this work we introduce a distributed timer that (1) has scalable performance, (2) can be seamless integrable to existing EDA applications, (3) enables transparent resource management, (4) has robust faulttolerant control. We evaluate the distributed timer using a set of large industry benchmarks on a cluster with 24 nodes. The results show that the proposed timer achieves full accuracy over all designs with high performance and good scalability.

AB - As the design complexities continue to grow, the need to efficiently analyze circuit timing with billions of transistors is quickly becoming the major bottleneck to the overall chip design flow. In this work we introduce a distributed timer that (1) has scalable performance, (2) can be seamless integrable to existing EDA applications, (3) enables transparent resource management, (4) has robust faulttolerant control. We evaluate the distributed timer using a set of large industry benchmarks on a cluster with 24 nodes. The results show that the proposed timer achieves full accuracy over all designs with high performance and good scalability.

UR - http://www.scopus.com/inward/record.url?scp=85067802058&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067802058&partnerID=8YFLogxK

U2 - 10.1145/3316781.3322470

DO - 10.1145/3316781.3322470

M3 - Conference contribution

AN - SCOPUS:85067802058

T3 - Proceedings - Design Automation Conference

BT - Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -