Jitter in high-speed serial and parallel links

Pavan Kumar Hanumolu, Bryan Casper, Randy Mooney, Gu Yeon Wei, Un Ku Moon

Research output: Contribution to journalConference articlepeer-review

Abstract

Jitter degrades the performance of both high-speed serial and parallel I/O links by limiting the maximum achievable data-rates. We present analytical expressions to evaluate the effect of jitter on the performance of high-speed links. These expressions enable simple calculation of worst-case voltage and timing margins in the presence of jitter. This analysis is also extended to equalized links. Finally, we show that the limited bandwidth of the channel can amplify high frequency jitter and present means to counteract jitter amplification.

Original languageEnglish (US)
Pages (from-to)IV-425-IV-428
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume4
StatePublished - Sep 6 2004
Externally publishedYes
Event2004 IEEE International Symposium on Circuits and Systems - Proceedings - Vancouver, BC, Canada
Duration: May 23 2004May 26 2004

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Jitter in high-speed serial and parallel links'. Together they form a unique fingerprint.

Cite this