IR drop and ground bounce awareness timing model

Muzhou Shao, Youxin Gao, Li Pen Yuan, Martin D.F. Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

As the IC technology scales down, the effect of IR drop/ground bounce becomes increasingly significant. IR drop and ground bounce can compromise the gate driving capability and degrade the IC performance, and even can make IC functional failures. Hence, it is crucial to capture this effect efficiently and accurately in order to improve circuit reliability. In this paper, we proposed a timing model with consideration of IR drop and ground bounce. Our model can be derived directly from the existing timing tables (e.g. Synopsys db or CLF tables), which are used in normal timing analysis. Compared with the traditional k-factor approach, our method does not require SPICE netlist and SPICE simulations. Moreover, the accuracy of our model is better than k-factor approach.

Original languageEnglish (US)
Title of host publicationProceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI Design
EditorsA. Smailagic, N. Ranganathan
Pages226-231
Number of pages6
StatePublished - Oct 25 2005
EventIEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI Design - Tampa, FL, United States
Duration: May 11 2005May 12 2005

Publication series

NameProceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI

Other

OtherIEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI Design
CountryUnited States
CityTampa, FL
Period5/11/055/12/05

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'IR drop and ground bounce awareness timing model'. Together they form a unique fingerprint.

  • Cite this

    Shao, M., Gao, Y., Yuan, L. P., & Wong, M. D. F. (2005). IR drop and ground bounce awareness timing model. In A. Smailagic, & N. Ranganathan (Eds.), Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI Design (pp. 226-231). (Proceedings - IEEE Computer Society Annual Symposium on VLSI - New Frontiers in VLSI).