Introduction to nanotechnology

Deming Chen, Niraj K. Jha

Research output: Chapter in Book/Report/Conference proceedingForeword/postscript

Abstract

The semiconductor industry has showcased a spectacular exponential growth in the number of transistors per integrated circuit for several decades, as predicted by Moore's law. Figure 1 shows the future technology trend predicted by ITRS (International Technology Roadmap for Semiconductors) [1]. By 2023, the physical gate length would scale down to 4.5 nm. Actually, according to a study [2], future devices could theoretically scale down to 1.5 nm with 0.04 ps switching speed and 0.017 eV energy consumption. However, maintaining such an exponential growth rate is a major challenge. Physical dimensions and electrostatic limitations faced by conventional process and fabrication technologies will likely thwart the dimensional scaling of complementary metal-oxide-semiconductor (CMOS) devices within the next decade. Figure 2 from ITRS shows that after 2016, the manufacturable solutions are unknown (the shaded area).

Original languageEnglish (US)
Title of host publicationNanoelectronic Circuit Design
PublisherSpringer New York
Pages1-22
Number of pages22
ISBN (Print)9781441974440
DOIs
StatePublished - Dec 1 2011

Fingerprint

Nanotechnology
Semiconductor materials
MOS devices
Integrated circuits
Electrostatics
Transistors
Energy utilization
Fabrication
Industry

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chen, D., & Jha, N. K. (2011). Introduction to nanotechnology. In Nanoelectronic Circuit Design (pp. 1-22). Springer New York. https://doi.org/10.1007/978-1-4419-7609-3_1

Introduction to nanotechnology. / Chen, Deming; Jha, Niraj K.

Nanoelectronic Circuit Design. Springer New York, 2011. p. 1-22.

Research output: Chapter in Book/Report/Conference proceedingForeword/postscript

Chen, D & Jha, NK 2011, Introduction to nanotechnology. in Nanoelectronic Circuit Design. Springer New York, pp. 1-22. https://doi.org/10.1007/978-1-4419-7609-3_1
Chen D, Jha NK. Introduction to nanotechnology. In Nanoelectronic Circuit Design. Springer New York. 2011. p. 1-22 https://doi.org/10.1007/978-1-4419-7609-3_1
Chen, Deming ; Jha, Niraj K. / Introduction to nanotechnology. Nanoelectronic Circuit Design. Springer New York, 2011. pp. 1-22
@inbook{28abe00b84c74e3790eedc0509e5a4ea,
title = "Introduction to nanotechnology",
abstract = "The semiconductor industry has showcased a spectacular exponential growth in the number of transistors per integrated circuit for several decades, as predicted by Moore's law. Figure 1 shows the future technology trend predicted by ITRS (International Technology Roadmap for Semiconductors) [1]. By 2023, the physical gate length would scale down to 4.5 nm. Actually, according to a study [2], future devices could theoretically scale down to 1.5 nm with 0.04 ps switching speed and 0.017 eV energy consumption. However, maintaining such an exponential growth rate is a major challenge. Physical dimensions and electrostatic limitations faced by conventional process and fabrication technologies will likely thwart the dimensional scaling of complementary metal-oxide-semiconductor (CMOS) devices within the next decade. Figure 2 from ITRS shows that after 2016, the manufacturable solutions are unknown (the shaded area).",
author = "Deming Chen and Jha, {Niraj K.}",
year = "2011",
month = "12",
day = "1",
doi = "10.1007/978-1-4419-7609-3_1",
language = "English (US)",
isbn = "9781441974440",
pages = "1--22",
booktitle = "Nanoelectronic Circuit Design",
publisher = "Springer New York",

}

TY - CHAP

T1 - Introduction to nanotechnology

AU - Chen, Deming

AU - Jha, Niraj K.

PY - 2011/12/1

Y1 - 2011/12/1

N2 - The semiconductor industry has showcased a spectacular exponential growth in the number of transistors per integrated circuit for several decades, as predicted by Moore's law. Figure 1 shows the future technology trend predicted by ITRS (International Technology Roadmap for Semiconductors) [1]. By 2023, the physical gate length would scale down to 4.5 nm. Actually, according to a study [2], future devices could theoretically scale down to 1.5 nm with 0.04 ps switching speed and 0.017 eV energy consumption. However, maintaining such an exponential growth rate is a major challenge. Physical dimensions and electrostatic limitations faced by conventional process and fabrication technologies will likely thwart the dimensional scaling of complementary metal-oxide-semiconductor (CMOS) devices within the next decade. Figure 2 from ITRS shows that after 2016, the manufacturable solutions are unknown (the shaded area).

AB - The semiconductor industry has showcased a spectacular exponential growth in the number of transistors per integrated circuit for several decades, as predicted by Moore's law. Figure 1 shows the future technology trend predicted by ITRS (International Technology Roadmap for Semiconductors) [1]. By 2023, the physical gate length would scale down to 4.5 nm. Actually, according to a study [2], future devices could theoretically scale down to 1.5 nm with 0.04 ps switching speed and 0.017 eV energy consumption. However, maintaining such an exponential growth rate is a major challenge. Physical dimensions and electrostatic limitations faced by conventional process and fabrication technologies will likely thwart the dimensional scaling of complementary metal-oxide-semiconductor (CMOS) devices within the next decade. Figure 2 from ITRS shows that after 2016, the manufacturable solutions are unknown (the shaded area).

UR - http://www.scopus.com/inward/record.url?scp=84890176808&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84890176808&partnerID=8YFLogxK

U2 - 10.1007/978-1-4419-7609-3_1

DO - 10.1007/978-1-4419-7609-3_1

M3 - Foreword/postscript

SN - 9781441974440

SP - 1

EP - 22

BT - Nanoelectronic Circuit Design

PB - Springer New York

ER -