Integrating OpenMP into the Charm++ programming model

Seonmyeong Bak, Harshitha Menon, Sam White, Matthias Diener, Laxmikant Kale

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The recent trend of rapid increase in the number of cores per chip has resulted in vast amounts of on-node parallelism. These high core counts result in hardware variability that introduces imbalance. Applications are also becoming more complex themselves, resulting in dynamic load imbalance. Load imbalance of any kind can result in loss of performance and decrease in system utilization. In this paper, we propose a new integrated runtime system that adds OpenMP shared-memory parallelism to the Charm++ distributed programming model to improve load balancing on distributed systems. Our proposal utilizes an infrequent periodic assignment of work to cores based on load measurement, in combination with tasks created via OpenMP’s parallel loop construct from each core to handle load imbalance. We demonstrate the benefits of using this integrated runtime system on the LLNL ASC proxy application Lassen, achieving speedups of 50% over runs without any load balancing and 10% over existing distributed-memory-only balancing schemes in Charm++.

Original languageEnglish (US)
Title of host publicationProceedings of ESPM2 2017
Subtitle of host publication3rd International Workshop on Extreme Scale Programming Models and Middleware - Held in conjunction with SC 2017: The International Conference for High Performance Computing, Networking, Storage and Analysis
PublisherAssociation for Computing Machinery, Inc
ISBN (Print)9781450351331
DOIs
StatePublished - Nov 12 2017
Event3rd International Workshop on Extreme Scale Programming Models and Middleware, ESPM2 2017 - Held in conjunction with the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2017 - Denver, United States
Duration: Nov 12 2017Nov 17 2017

Publication series

NameProceedings of ESPM2 2017: 3rd International Workshop on Extreme Scale Programming Models and Middleware - Held in conjunction with SC 2017: The International Conference for High Performance Computing, Networking, Storage and Analysis

Other

Other3rd International Workshop on Extreme Scale Programming Models and Middleware, ESPM2 2017 - Held in conjunction with the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2017
CountryUnited States
CityDenver
Period11/12/1711/17/17

Keywords

  • Charm++
  • Load balancing
  • OpenMP

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Software

Fingerprint Dive into the research topics of 'Integrating OpenMP into the Charm++ programming model'. Together they form a unique fingerprint.

  • Cite this

    Bak, S., Menon, H., White, S., Diener, M., & Kale, L. (2017). Integrating OpenMP into the Charm++ programming model. In Proceedings of ESPM2 2017: 3rd International Workshop on Extreme Scale Programming Models and Middleware - Held in conjunction with SC 2017: The International Conference for High Performance Computing, Networking, Storage and Analysis (Proceedings of ESPM2 2017: 3rd International Workshop on Extreme Scale Programming Models and Middleware - Held in conjunction with SC 2017: The International Conference for High Performance Computing, Networking, Storage and Analysis). Association for Computing Machinery, Inc. https://doi.org/10.1145/3152041.3152085