Integrated predicated and speculative execution in the IMPACT EPIC architecture

David I. August, Daniel A. Connors, Scott A. Mahlke, John W. Sias, Kevin M. Crozier, Ben Chung Cheng, Patrick R. Eaton, Qudus B. Olaniran, Wen-Mei W Hwu

Research output: Contribution to journalConference article

Abstract

Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques which enable the compiler to represent control speculation, data dependence speculation, and predication have individually been shown to be very effective. However, these techniques have not been studied in combination with each other. This paper presents the IMPACT EPIC Architecture to address the issues involved in designing processors based on these EPIC concepts. In particular, we focus on new execution and recovery models in which microarchitectural support for predicted execution is also used to enable efficient recovery from exceptions caused by speculatively executed instructions. This paper demonstrates that a coherent framework to integrate the three techniques can be elegantly designed to achieve much better performance than each individual technique could alone provide.

Original languageEnglish (US)
Pages (from-to)227-237
Number of pages11
JournalConference Proceedings - Annual International Symposium on Computer Architecture, ISCA
StatePublished - Jan 1 1998
EventProceedings of the 1998 25th Annual International Symposium on Computer Architecture - Barcelona, Spain
Duration: Jun 27 1998Jul 1 1998

Fingerprint

Recovery
Hardware

ASJC Scopus subject areas

  • Hardware and Architecture

Cite this

Integrated predicated and speculative execution in the IMPACT EPIC architecture. / August, David I.; Connors, Daniel A.; Mahlke, Scott A.; Sias, John W.; Crozier, Kevin M.; Cheng, Ben Chung; Eaton, Patrick R.; Olaniran, Qudus B.; Hwu, Wen-Mei W.

In: Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA, 01.01.1998, p. 227-237.

Research output: Contribution to journalConference article

August, DI, Connors, DA, Mahlke, SA, Sias, JW, Crozier, KM, Cheng, BC, Eaton, PR, Olaniran, QB & Hwu, W-MW 1998, 'Integrated predicated and speculative execution in the IMPACT EPIC architecture', Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA, pp. 227-237.
August, David I. ; Connors, Daniel A. ; Mahlke, Scott A. ; Sias, John W. ; Crozier, Kevin M. ; Cheng, Ben Chung ; Eaton, Patrick R. ; Olaniran, Qudus B. ; Hwu, Wen-Mei W. / Integrated predicated and speculative execution in the IMPACT EPIC architecture. In: Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA. 1998 ; pp. 227-237.
@article{a6a680bb6e6f48d5bd8f2deae97173d0,
title = "Integrated predicated and speculative execution in the IMPACT EPIC architecture",
abstract = "Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques which enable the compiler to represent control speculation, data dependence speculation, and predication have individually been shown to be very effective. However, these techniques have not been studied in combination with each other. This paper presents the IMPACT EPIC Architecture to address the issues involved in designing processors based on these EPIC concepts. In particular, we focus on new execution and recovery models in which microarchitectural support for predicted execution is also used to enable efficient recovery from exceptions caused by speculatively executed instructions. This paper demonstrates that a coherent framework to integrate the three techniques can be elegantly designed to achieve much better performance than each individual technique could alone provide.",
author = "August, {David I.} and Connors, {Daniel A.} and Mahlke, {Scott A.} and Sias, {John W.} and Crozier, {Kevin M.} and Cheng, {Ben Chung} and Eaton, {Patrick R.} and Olaniran, {Qudus B.} and Hwu, {Wen-Mei W}",
year = "1998",
month = "1",
day = "1",
language = "English (US)",
pages = "227--237",
journal = "Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",
issn = "1063-6897",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Integrated predicated and speculative execution in the IMPACT EPIC architecture

AU - August, David I.

AU - Connors, Daniel A.

AU - Mahlke, Scott A.

AU - Sias, John W.

AU - Crozier, Kevin M.

AU - Cheng, Ben Chung

AU - Eaton, Patrick R.

AU - Olaniran, Qudus B.

AU - Hwu, Wen-Mei W

PY - 1998/1/1

Y1 - 1998/1/1

N2 - Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques which enable the compiler to represent control speculation, data dependence speculation, and predication have individually been shown to be very effective. However, these techniques have not been studied in combination with each other. This paper presents the IMPACT EPIC Architecture to address the issues involved in designing processors based on these EPIC concepts. In particular, we focus on new execution and recovery models in which microarchitectural support for predicted execution is also used to enable efficient recovery from exceptions caused by speculatively executed instructions. This paper demonstrates that a coherent framework to integrate the three techniques can be elegantly designed to achieve much better performance than each individual technique could alone provide.

AB - Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques which enable the compiler to represent control speculation, data dependence speculation, and predication have individually been shown to be very effective. However, these techniques have not been studied in combination with each other. This paper presents the IMPACT EPIC Architecture to address the issues involved in designing processors based on these EPIC concepts. In particular, we focus on new execution and recovery models in which microarchitectural support for predicted execution is also used to enable efficient recovery from exceptions caused by speculatively executed instructions. This paper demonstrates that a coherent framework to integrate the three techniques can be elegantly designed to achieve much better performance than each individual technique could alone provide.

UR - http://www.scopus.com/inward/record.url?scp=0031594006&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031594006&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0031594006

SP - 227

EP - 237

JO - Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

JF - Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

SN - 1063-6897

ER -