Integrated power supply planning and floorplanning

I. Min Liu, Hung Ming Chen, Tan Li Chou, A. Aziz, D. F. Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

One of the most challenging issues in today's high-performance VLSI design is to ensure high-quality power supply to each individual circuit blocks. Reduced power supply voltage can result in slower cell switching, or even circuit failure. Nevertheless, most floorplanning methodologies have ignored power supply considerations. Thus, the resulting floorplan may suffer from local hot spots and insufficient power supply for certain circuit blocks. In this paper, we present an optimal power supply planning algorithm based on network flow to shorten the current paths from power bumps to local power supply wirings. We have incorporated our algorithm into a floorplanning algorithm for integrated floorplanning and power supply planning. Experimental results are encouraging.

Original languageEnglish (US)
Title of host publicationProceedings of the ASP-DAC 2001
Subtitle of host publicationAsia and South Pacific Design Automation Conference 2001
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages589-594
Number of pages6
ISBN (Electronic)0780366336
DOIs
StatePublished - Jan 1 2001
Externally publishedYes
EventAsia and South Pacific Design Automation Conference 2001, ASP-DAC 2001 - Yokohama, Japan
Duration: Jan 30 2001Feb 2 2001

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume2001-January

Other

OtherAsia and South Pacific Design Automation Conference 2001, ASP-DAC 2001
CountryJapan
CityYokohama
Period1/30/012/2/01

Fingerprint

Planning
Networks (circuits)
Electric wiring
Power quality
Electric potential

Keywords

  • Circuit noise
  • Design engineering
  • Noise reduction
  • Power engineering and energy
  • Power engineering computing
  • Power supplies
  • Routing
  • Switching circuits
  • Very large scale integration
  • Voltage

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Liu, I. M., Chen, H. M., Chou, T. L., Aziz, A., & Wong, D. F. (2001). Integrated power supply planning and floorplanning. In Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001 (pp. 589-594). [913372] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2001-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2001.913372

Integrated power supply planning and floorplanning. / Liu, I. Min; Chen, Hung Ming; Chou, Tan Li; Aziz, A.; Wong, D. F.

Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001. Institute of Electrical and Electronics Engineers Inc., 2001. p. 589-594 913372 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2001-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, IM, Chen, HM, Chou, TL, Aziz, A & Wong, DF 2001, Integrated power supply planning and floorplanning. in Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001., 913372, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2001-January, Institute of Electrical and Electronics Engineers Inc., pp. 589-594, Asia and South Pacific Design Automation Conference 2001, ASP-DAC 2001, Yokohama, Japan, 1/30/01. https://doi.org/10.1109/ASPDAC.2001.913372
Liu IM, Chen HM, Chou TL, Aziz A, Wong DF. Integrated power supply planning and floorplanning. In Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001. Institute of Electrical and Electronics Engineers Inc. 2001. p. 589-594. 913372. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2001.913372
Liu, I. Min ; Chen, Hung Ming ; Chou, Tan Li ; Aziz, A. ; Wong, D. F. / Integrated power supply planning and floorplanning. Proceedings of the ASP-DAC 2001: Asia and South Pacific Design Automation Conference 2001. Institute of Electrical and Electronics Engineers Inc., 2001. pp. 589-594 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{7406e25fec8641fda1ebd8d670528913,
title = "Integrated power supply planning and floorplanning",
abstract = "One of the most challenging issues in today's high-performance VLSI design is to ensure high-quality power supply to each individual circuit blocks. Reduced power supply voltage can result in slower cell switching, or even circuit failure. Nevertheless, most floorplanning methodologies have ignored power supply considerations. Thus, the resulting floorplan may suffer from local hot spots and insufficient power supply for certain circuit blocks. In this paper, we present an optimal power supply planning algorithm based on network flow to shorten the current paths from power bumps to local power supply wirings. We have incorporated our algorithm into a floorplanning algorithm for integrated floorplanning and power supply planning. Experimental results are encouraging.",
keywords = "Circuit noise, Design engineering, Noise reduction, Power engineering and energy, Power engineering computing, Power supplies, Routing, Switching circuits, Very large scale integration, Voltage",
author = "Liu, {I. Min} and Chen, {Hung Ming} and Chou, {Tan Li} and A. Aziz and Wong, {D. F.}",
year = "2001",
month = "1",
day = "1",
doi = "10.1109/ASPDAC.2001.913372",
language = "English (US)",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "589--594",
booktitle = "Proceedings of the ASP-DAC 2001",
address = "United States",

}

TY - GEN

T1 - Integrated power supply planning and floorplanning

AU - Liu, I. Min

AU - Chen, Hung Ming

AU - Chou, Tan Li

AU - Aziz, A.

AU - Wong, D. F.

PY - 2001/1/1

Y1 - 2001/1/1

N2 - One of the most challenging issues in today's high-performance VLSI design is to ensure high-quality power supply to each individual circuit blocks. Reduced power supply voltage can result in slower cell switching, or even circuit failure. Nevertheless, most floorplanning methodologies have ignored power supply considerations. Thus, the resulting floorplan may suffer from local hot spots and insufficient power supply for certain circuit blocks. In this paper, we present an optimal power supply planning algorithm based on network flow to shorten the current paths from power bumps to local power supply wirings. We have incorporated our algorithm into a floorplanning algorithm for integrated floorplanning and power supply planning. Experimental results are encouraging.

AB - One of the most challenging issues in today's high-performance VLSI design is to ensure high-quality power supply to each individual circuit blocks. Reduced power supply voltage can result in slower cell switching, or even circuit failure. Nevertheless, most floorplanning methodologies have ignored power supply considerations. Thus, the resulting floorplan may suffer from local hot spots and insufficient power supply for certain circuit blocks. In this paper, we present an optimal power supply planning algorithm based on network flow to shorten the current paths from power bumps to local power supply wirings. We have incorporated our algorithm into a floorplanning algorithm for integrated floorplanning and power supply planning. Experimental results are encouraging.

KW - Circuit noise

KW - Design engineering

KW - Noise reduction

KW - Power engineering and energy

KW - Power engineering computing

KW - Power supplies

KW - Routing

KW - Switching circuits

KW - Very large scale integration

KW - Voltage

UR - http://www.scopus.com/inward/record.url?scp=84949760157&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84949760157&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2001.913372

DO - 10.1109/ASPDAC.2001.913372

M3 - Conference contribution

AN - SCOPUS:84949760157

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 589

EP - 594

BT - Proceedings of the ASP-DAC 2001

PB - Institute of Electrical and Electronics Engineers Inc.

ER -