Improved GGSCR layout for overshoot reduction

Zaichen Chen, Robert Mertens, Collin Reiman, Elyse Rosenbaum

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A new layout of the GGSCR ESD protection device is proposed for transient voltage overshoot reduction. The superior performance of the modified layout is verified in 65nm CMOS technology. Even with the modified layout, key layout spacings, such as the well-tap spacing and the anode to cathode spacing, affect the overshoot voltage. An n-well triggered version of the GGSCR is compared with the usual p-well triggered device and is shown to have larger overshoot. Finally, the susceptibility of the trigger GGNMOS to undergo early failure is investigated.

Original languageEnglish (US)
Title of host publication2015 IEEE International Reliability Physics Symposium, IRPS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages3F21-3F28
ISBN (Electronic)9781467373623
DOIs
StatePublished - May 26 2015
EventIEEE International Reliability Physics Symposium, IRPS 2015 - Monterey, United States
Duration: Apr 19 2015Apr 23 2015

Publication series

NameIEEE International Reliability Physics Symposium Proceedings
Volume2015-May
ISSN (Print)1541-7026

Other

OtherIEEE International Reliability Physics Symposium, IRPS 2015
CountryUnited States
CityMonterey
Period4/19/154/23/15

Fingerprint

Electric potential
Anodes
Cathodes

Keywords

  • ESD
  • GGSCR
  • overshoot

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chen, Z., Mertens, R., Reiman, C., & Rosenbaum, E. (2015). Improved GGSCR layout for overshoot reduction. In 2015 IEEE International Reliability Physics Symposium, IRPS 2015 (pp. 3F21-3F28). [7112720] (IEEE International Reliability Physics Symposium Proceedings; Vol. 2015-May). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/IRPS.2015.7112720

Improved GGSCR layout for overshoot reduction. / Chen, Zaichen; Mertens, Robert; Reiman, Collin; Rosenbaum, Elyse.

2015 IEEE International Reliability Physics Symposium, IRPS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. p. 3F21-3F28 7112720 (IEEE International Reliability Physics Symposium Proceedings; Vol. 2015-May).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, Z, Mertens, R, Reiman, C & Rosenbaum, E 2015, Improved GGSCR layout for overshoot reduction. in 2015 IEEE International Reliability Physics Symposium, IRPS 2015., 7112720, IEEE International Reliability Physics Symposium Proceedings, vol. 2015-May, Institute of Electrical and Electronics Engineers Inc., pp. 3F21-3F28, IEEE International Reliability Physics Symposium, IRPS 2015, Monterey, United States, 4/19/15. https://doi.org/10.1109/IRPS.2015.7112720
Chen Z, Mertens R, Reiman C, Rosenbaum E. Improved GGSCR layout for overshoot reduction. In 2015 IEEE International Reliability Physics Symposium, IRPS 2015. Institute of Electrical and Electronics Engineers Inc. 2015. p. 3F21-3F28. 7112720. (IEEE International Reliability Physics Symposium Proceedings). https://doi.org/10.1109/IRPS.2015.7112720
Chen, Zaichen ; Mertens, Robert ; Reiman, Collin ; Rosenbaum, Elyse. / Improved GGSCR layout for overshoot reduction. 2015 IEEE International Reliability Physics Symposium, IRPS 2015. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 3F21-3F28 (IEEE International Reliability Physics Symposium Proceedings).
@inproceedings{fd4bbf84987c49c493486c0e50177002,
title = "Improved GGSCR layout for overshoot reduction",
abstract = "A new layout of the GGSCR ESD protection device is proposed for transient voltage overshoot reduction. The superior performance of the modified layout is verified in 65nm CMOS technology. Even with the modified layout, key layout spacings, such as the well-tap spacing and the anode to cathode spacing, affect the overshoot voltage. An n-well triggered version of the GGSCR is compared with the usual p-well triggered device and is shown to have larger overshoot. Finally, the susceptibility of the trigger GGNMOS to undergo early failure is investigated.",
keywords = "ESD, GGSCR, overshoot",
author = "Zaichen Chen and Robert Mertens and Collin Reiman and Elyse Rosenbaum",
year = "2015",
month = "5",
day = "26",
doi = "10.1109/IRPS.2015.7112720",
language = "English (US)",
series = "IEEE International Reliability Physics Symposium Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "3F21--3F28",
booktitle = "2015 IEEE International Reliability Physics Symposium, IRPS 2015",
address = "United States",

}

TY - GEN

T1 - Improved GGSCR layout for overshoot reduction

AU - Chen, Zaichen

AU - Mertens, Robert

AU - Reiman, Collin

AU - Rosenbaum, Elyse

PY - 2015/5/26

Y1 - 2015/5/26

N2 - A new layout of the GGSCR ESD protection device is proposed for transient voltage overshoot reduction. The superior performance of the modified layout is verified in 65nm CMOS technology. Even with the modified layout, key layout spacings, such as the well-tap spacing and the anode to cathode spacing, affect the overshoot voltage. An n-well triggered version of the GGSCR is compared with the usual p-well triggered device and is shown to have larger overshoot. Finally, the susceptibility of the trigger GGNMOS to undergo early failure is investigated.

AB - A new layout of the GGSCR ESD protection device is proposed for transient voltage overshoot reduction. The superior performance of the modified layout is verified in 65nm CMOS technology. Even with the modified layout, key layout spacings, such as the well-tap spacing and the anode to cathode spacing, affect the overshoot voltage. An n-well triggered version of the GGSCR is compared with the usual p-well triggered device and is shown to have larger overshoot. Finally, the susceptibility of the trigger GGNMOS to undergo early failure is investigated.

KW - ESD

KW - GGSCR

KW - overshoot

UR - http://www.scopus.com/inward/record.url?scp=84941012027&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84941012027&partnerID=8YFLogxK

U2 - 10.1109/IRPS.2015.7112720

DO - 10.1109/IRPS.2015.7112720

M3 - Conference contribution

AN - SCOPUS:84941012027

T3 - IEEE International Reliability Physics Symposium Proceedings

SP - 3F21-3F28

BT - 2015 IEEE International Reliability Physics Symposium, IRPS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -