TY - GEN
T1 - Image sensor with general spatial processing in a 3D integrated circuit technology
AU - Gruev, Viktor
AU - Van Der Spiegel, Jan
AU - Philippe, Ralf M.
AU - Etienne-Cummings, Ralph
PY - 2006
Y1 - 2006
N2 - An architectural overview of an image sensor with general spatial processing capabilities on the focal plane is presented. The system has been fabricated on two separate tiers, implemented on silicon-on-insulator technology with vertical interconnect capabilities. One tier is dedicated to imaging, where photosensitivity and pixel AU have been optimized. The subsequent layers contain noise suppression and digitally controlled analog processing elements, where general spatial filtering is computed. The digitally controlled aspect of the processing unit allows generic receptive fields to be computed on read out. The image is convolved with four receptive fields in parallel. The chip provides parallel readout of the filtered results and the intensity image.
AB - An architectural overview of an image sensor with general spatial processing capabilities on the focal plane is presented. The system has been fabricated on two separate tiers, implemented on silicon-on-insulator technology with vertical interconnect capabilities. One tier is dedicated to imaging, where photosensitivity and pixel AU have been optimized. The subsequent layers contain noise suppression and digitally controlled analog processing elements, where general spatial filtering is computed. The digitally controlled aspect of the processing unit allows generic receptive fields to be computed on read out. The image is convolved with four receptive fields in parallel. The chip provides parallel readout of the filtered results and the intensity image.
UR - http://www.scopus.com/inward/record.url?scp=34547358073&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=34547358073&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:34547358073
SN - 0780393902
SN - 9780780393905
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 4963
EP - 4966
BT - ISCAS 2006
T2 - ISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems
Y2 - 21 May 2006 through 24 May 2006
ER -