Hybrid Dickson Switched-Capacitor Converter with Wide Conversion Ratio in 65-nm CMOS

Pourya Assem, Wen Chuen Liu, Yutian Lei, Pavan Kumar Hanumolu, Robert C.N. Pilawa-Podgurski

Research output: Contribution to journalArticlepeer-review

Abstract

Hybrid switched-capacitor (SC) converters have shown great promise in achieving high efficiency and power density for dc-dc conversion. By combining an SC stage with an inductor filter stage, benefits from both approaches can be realized. In this work, a hybrid Dickson SC converter with a 4:1 native conversion ratio and regulated output voltage range of 0.3-0.9 V from a 3.4 to 4.2-V lithium-ion battery and the effective switching frequency of 1 MHz was implemented in 65-nm bulk CMOS process. The converter achieves maximum output current of 1.5 A, the power density of 330 mW/mm2, and a peak efficiency of 92.6%. The converter is packaged using flip-chip technology with passive devices co-packaged through a high-density interposer to minimize the packaging parasitics and volume. A segmented gate driver is used to enhance the converter efficiency and reliability by maintaining low-voltage ringing across the power switches. The converter is integrated with closed-loop output voltage regulation, dead-time control, and active capacitor-voltage balancing to maximize the active and passive device utilizations.

Original languageEnglish (US)
Article number9139315
Pages (from-to)2513-2528
Number of pages16
JournalIEEE Journal of Solid-State Circuits
Volume55
Issue number9
DOIs
StatePublished - Sep 2020

Keywords

  • Active balancing
  • Dickson
  • battery powered
  • dc-dc converter
  • dead-time control
  • flip-chip (FC)
  • gate driver
  • high conversion ratio
  • high efficiency
  • high power density
  • hybrid converter
  • soft-charging
  • split-phase
  • switched capacitor (SC)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Hybrid Dickson Switched-Capacitor Converter with Wide Conversion Ratio in 65-nm CMOS'. Together they form a unique fingerprint.

Cite this