HPSM2: A REFINED SINGLE-CHIP MICROENGINE.

Wen mei W. Hwu; Yale N. Patt

doi:10.1109/hicss.1988.11740

HPSM2: A REFINED SINGLE-CHIP MICROENGINE.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

The authors describe the high-performance single-chip microarchitecture of HPSm, which is being refined to provide a second chip, the HPSm2, with a 33% performance improvement. They relate how they are achieving this by making the HPS data path more regular and migrating many of the hardware functions to the compiler.

Original language	English (US)
Title of host publication	Proceedings of the Hawaii International Conference on System Science
Publisher	IEEE
Pages	30-40
Number of pages	11
ISBN (Print)	0818608412, 9780818608414
DOIs	https://doi.org/10.1109/hicss.1988.11740
State	Published - 1988

Publication series

Name	Proceedings of the Hawaii International Conference on System Science
ISSN (Print)	0073-1129

ASJC Scopus subject areas

Computer Science(all)

Access to Document

10.1109/hicss.1988.11740

Fingerprint Dive into the research topics of 'HPSM2: A REFINED SINGLE-CHIP MICROENGINE.'. Together they form a unique fingerprint.

Cite this

@inproceedings{44298ba602b8451a95c8f03cb587d0c3,

title = "HPSM2: A REFINED SINGLE-CHIP MICROENGINE.",

abstract = "The authors describe the high-performance single-chip microarchitecture of HPSm, which is being refined to provide a second chip, the HPSm2, with a 33% performance improvement. They relate how they are achieving this by making the HPS data path more regular and migrating many of the hardware functions to the compiler.",

author = "Hwu, {Wen mei W.} and Patt, {Yale N.}",

year = "1988",

doi = "10.1109/hicss.1988.11740",

language = "English (US)",

isbn = "0818608412",

series = "Proceedings of the Hawaii International Conference on System Science",

publisher = "IEEE",

pages = "30--40",

booktitle = "Proceedings of the Hawaii International Conference on System Science",

}

TY - GEN

T1 - HPSM2

T2 - A REFINED SINGLE-CHIP MICROENGINE.

AU - Hwu, Wen mei W.

AU - Patt, Yale N.

PY - 1988

Y1 - 1988

N2 - The authors describe the high-performance single-chip microarchitecture of HPSm, which is being refined to provide a second chip, the HPSm2, with a 33% performance improvement. They relate how they are achieving this by making the HPS data path more regular and migrating many of the hardware functions to the compiler.

AB - The authors describe the high-performance single-chip microarchitecture of HPSm, which is being refined to provide a second chip, the HPSm2, with a 33% performance improvement. They relate how they are achieving this by making the HPS data path more regular and migrating many of the hardware functions to the compiler.

UR - http://www.scopus.com/inward/record.url?scp=0023828504&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023828504&partnerID=8YFLogxK

U2 - 10.1109/hicss.1988.11740

DO - 10.1109/hicss.1988.11740

M3 - Conference contribution

AN - SCOPUS:0023828504

SN - 0818608412

SN - 9780818608414

T3 - Proceedings of the Hawaii International Conference on System Science

SP - 30

EP - 40

BT - Proceedings of the Hawaii International Conference on System Science

PB - IEEE

ER -