HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION.

Yale N. Patt, Wen mei Hwo, Michael C. Shebanow

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

HPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high-performance computing engines. The model of execution introduced is a restriction on fine granularity data flow. The rationale for its selection is provided and the data path and flow of instructions through the microengine are described.

Original languageEnglish (US)
Title of host publicationMICRO
Subtitle of host publicationAnnual Microprogramming Workshop
PublisherACM
Pages103-108
Number of pages6
ISBN (Print)0897911725, 9780897911726
DOIs
StatePublished - 1985
Externally publishedYes

Publication series

NameMICRO: Annual Microprogramming Workshop
ISSN (Print)0361-2163

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION.'. Together they form a unique fingerprint.

  • Cite this

    Patt, Y. N., Hwo, W. M., & Shebanow, M. C. (1985). HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION. In MICRO: Annual Microprogramming Workshop (pp. 103-108). (MICRO: Annual Microprogramming Workshop). ACM. https://doi.org/10.1145/18927.18916