HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION.

Yale N. Patt, Wen mei Hwo, Michael C. Shebanow

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

HPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high-performance computing engines. The model of execution introduced is a restriction on fine granularity data flow. The rationale for its selection is provided and the data path and flow of instructions through the microengine are described.

Original languageEnglish (US)
Title of host publicationMICRO
Subtitle of host publicationAnnual Microprogramming Workshop
PublisherACM
Pages103-108
Number of pages6
ISBN (Print)0897911725
StatePublished - Dec 1 1985
Externally publishedYes

Publication series

NameMICRO: Annual Microprogramming Workshop
ISSN (Print)0361-2163

Fingerprint

Engines
Substrates

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Patt, Y. N., Hwo, W. M., & Shebanow, M. C. (1985). HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION. In MICRO: Annual Microprogramming Workshop (pp. 103-108). (MICRO: Annual Microprogramming Workshop). ACM.

HPS, A NEW MICROARCHITECTURE : RATIONALE AND INTRODUCTION. / Patt, Yale N.; Hwo, Wen mei; Shebanow, Michael C.

MICRO: Annual Microprogramming Workshop. ACM, 1985. p. 103-108 (MICRO: Annual Microprogramming Workshop).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Patt, YN, Hwo, WM & Shebanow, MC 1985, HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION. in MICRO: Annual Microprogramming Workshop. MICRO: Annual Microprogramming Workshop, ACM, pp. 103-108.
Patt YN, Hwo WM, Shebanow MC. HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION. In MICRO: Annual Microprogramming Workshop. ACM. 1985. p. 103-108. (MICRO: Annual Microprogramming Workshop).
Patt, Yale N. ; Hwo, Wen mei ; Shebanow, Michael C. / HPS, A NEW MICROARCHITECTURE : RATIONALE AND INTRODUCTION. MICRO: Annual Microprogramming Workshop. ACM, 1985. pp. 103-108 (MICRO: Annual Microprogramming Workshop).
@inproceedings{ec0bc99887f442aaa913b4082c79239c,
title = "HPS, A NEW MICROARCHITECTURE: RATIONALE AND INTRODUCTION.",
abstract = "HPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high-performance computing engines. The model of execution introduced is a restriction on fine granularity data flow. The rationale for its selection is provided and the data path and flow of instructions through the microengine are described.",
author = "Patt, {Yale N.} and Hwo, {Wen mei} and Shebanow, {Michael C.}",
year = "1985",
month = "12",
day = "1",
language = "English (US)",
isbn = "0897911725",
series = "MICRO: Annual Microprogramming Workshop",
publisher = "ACM",
pages = "103--108",
booktitle = "MICRO",

}

TY - GEN

T1 - HPS, A NEW MICROARCHITECTURE

T2 - RATIONALE AND INTRODUCTION.

AU - Patt, Yale N.

AU - Hwo, Wen mei

AU - Shebanow, Michael C.

PY - 1985/12/1

Y1 - 1985/12/1

N2 - HPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high-performance computing engines. The model of execution introduced is a restriction on fine granularity data flow. The rationale for its selection is provided and the data path and flow of instructions through the microengine are described.

AB - HPS (High Performance Substrate) is a new microarchitecture targeted for implementing very high-performance computing engines. The model of execution introduced is a restriction on fine granularity data flow. The rationale for its selection is provided and the data path and flow of instructions through the microengine are described.

UR - http://www.scopus.com/inward/record.url?scp=0022289981&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022289981&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022289981

SN - 0897911725

T3 - MICRO: Annual Microprogramming Workshop

SP - 103

EP - 108

BT - MICRO

PB - ACM

ER -