Hot carrier induced degradation in deep submicron MOSFETs at 100 °C

E. Li, Elyse Rosenbaum, L. F. Register, J. Tao, P. Fang

Research output: Contribution to journalArticle

Abstract

Lifetime testing of NMOSFETs and PMOSFETs shows that reliability testing must be carried out at the expected circuit operating temperature rather than at room temperature to avoid overestimating the circuit lifetime. Results also show that at 100 °C, the worst case DC bias condition is Vg = Vd.

Original languageEnglish (US)
Pages (from-to)103-107
Number of pages5
JournalAnnual Proceedings - Reliability Physics (Symposium)
StatePublished - 2000

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Fingerprint Dive into the research topics of 'Hot carrier induced degradation in deep submicron MOSFETs at 100 °C'. Together they form a unique fingerprint.

Cite this