High-Speed Multiprocessors and Compilation Techniques

David A. Padua, David J. Kuck, Duncan H. Lawrie

Research output: Contribution to journalArticle

Abstract

The purpose of this paper is to present some ideas on multiprocessor design and on automatic translation of sequential programs into parallel programs for multiprocessors. With respect to machine design, two subjects are discussed. First, a multiprocessor allowing parallelism at a very low level is sketched and then, a brief discussion on the interconnection network is presented. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs.

Original languageEnglish (US)
Pages (from-to)763-776
Number of pages14
JournalIEEE Transactions on Computers
VolumeC-29
Issue number9
DOIs
StatePublished - Sep 1980

Fingerprint

Compilation
Multiprocessor
High Speed
Machine design
Parallel Programs
Interconnection Networks
Parallelism
Design

Keywords

  • Automatic translation
  • compilers
  • high-speed multiprocessors
  • interconnection networks
  • multiprocessors
  • parallel processing
  • pipelining
  • vectorizers

ASJC Scopus subject areas

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

High-Speed Multiprocessors and Compilation Techniques. / Padua, David A.; Kuck, David J.; Lawrie, Duncan H.

In: IEEE Transactions on Computers, Vol. C-29, No. 9, 09.1980, p. 763-776.

Research output: Contribution to journalArticle

Padua, David A. ; Kuck, David J. ; Lawrie, Duncan H. / High-Speed Multiprocessors and Compilation Techniques. In: IEEE Transactions on Computers. 1980 ; Vol. C-29, No. 9. pp. 763-776.
@article{1b042328e7744c51b9e664f1b6840e10,
title = "High-Speed Multiprocessors and Compilation Techniques",
abstract = "The purpose of this paper is to present some ideas on multiprocessor design and on automatic translation of sequential programs into parallel programs for multiprocessors. With respect to machine design, two subjects are discussed. First, a multiprocessor allowing parallelism at a very low level is sketched and then, a brief discussion on the interconnection network is presented. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs.",
keywords = "Automatic translation, compilers, high-speed multiprocessors, interconnection networks, multiprocessors, parallel processing, pipelining, vectorizers",
author = "Padua, {David A.} and Kuck, {David J.} and Lawrie, {Duncan H.}",
year = "1980",
month = "9",
doi = "10.1109/TC.1980.1675676",
language = "English (US)",
volume = "C-29",
pages = "763--776",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "9",

}

TY - JOUR

T1 - High-Speed Multiprocessors and Compilation Techniques

AU - Padua, David A.

AU - Kuck, David J.

AU - Lawrie, Duncan H.

PY - 1980/9

Y1 - 1980/9

N2 - The purpose of this paper is to present some ideas on multiprocessor design and on automatic translation of sequential programs into parallel programs for multiprocessors. With respect to machine design, two subjects are discussed. First, a multiprocessor allowing parallelism at a very low level is sketched and then, a brief discussion on the interconnection network is presented. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs.

AB - The purpose of this paper is to present some ideas on multiprocessor design and on automatic translation of sequential programs into parallel programs for multiprocessors. With respect to machine design, two subjects are discussed. First, a multiprocessor allowing parallelism at a very low level is sketched and then, a brief discussion on the interconnection network is presented. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs. In the automatic translation section, a few techniques are briefly described and illustrated by many examples. Finally, the conclusion of the paper mentions some of the advantages multiprocessors have over pipelined and array computers for computation-bound programs.

KW - Automatic translation

KW - compilers

KW - high-speed multiprocessors

KW - interconnection networks

KW - multiprocessors

KW - parallel processing

KW - pipelining

KW - vectorizers

UR - http://www.scopus.com/inward/record.url?scp=0019055294&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0019055294&partnerID=8YFLogxK

U2 - 10.1109/TC.1980.1675676

DO - 10.1109/TC.1980.1675676

M3 - Article

AN - SCOPUS:0019055294

VL - C-29

SP - 763

EP - 776

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 9

ER -