Heterogeneous Computing Meets Near-Memory Acceleration and High-Level Synthesis in the Post-Moore Era

Nam Sung Kim, Deming Chen, Jinjun Xiong, Wen Mei W. Hwu

Research output: Contribution to journalArticle


As the trends driven by Moore's law come to an end, increased heterogeneity at all levels of computing is required to deliver the computing performance needed for emerging applications, leading to the proliferation of various application- or domain-specific accelerators. This in turn demands more memory bandwidth, as heterogeneous computing with accelerators consumes data at a much higher rate than traditional homogeneous computing, limiting the computing performance. To tackle this challenge, this article presents a conceptual near-memory acceleration architecture; demonstrates its practicality and plausibility using a recent experimental platform from IBM, as well as its potential impact on performance and energy efficiency; and discusses the need for adopting a high-level synthesis approach for such a near-memory acceleration architecture. Subsequently, this article concludes with future research directions for broad adoption of near-memory acceleration.

Original languageEnglish (US)
Article number8013455
Pages (from-to)10-18
Number of pages9
JournalIEEE Micro
Issue number4
StatePublished - Jan 1 2017


  • DRAM
  • FPGA
  • compiler technology
  • heterogeneous computing
  • high-level synthesis
  • near-DRAM acceleration

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Heterogeneous Computing Meets Near-Memory Acceleration and High-Level Synthesis in the Post-Moore Era'. Together they form a unique fingerprint.

  • Cite this