TY - GEN
T1 - Hardware implementation of MRF map inference on an FPGA platform
AU - Choi, Jungwook
AU - Rutenbar, Rob A.
PY - 2012
Y1 - 2012
N2 - In this paper, we describe hardware for inference computations on Markov Random Fields (MRFs). MRFs are widely used in applications like computer vision, but conventional software solvers are slow. Belief Propagation (BP) solvers, which use patterns of local message passing on MRFs, have been studied in hardware, but their performance is unreliable. We show how a superior method - Sequential Tree-Reweighted message passing (TRW-S) - can be rendered in hardware. TRW-S has reliable convergence, guaranteed by its so-called "sequential" computation. Analysis reveals many opportunities for TRW-S hardware acceleration. We show how to implement TRW-S in FPGA hardware so that it exploits significant parallelism and memory bandwidth. Our implementation is capable of running a standard stereo vision benchmark at rates approaching 40 frames/sec; this represents the first time TRW-S methods have been accelerated to these speeds on an FPGA platform.
AB - In this paper, we describe hardware for inference computations on Markov Random Fields (MRFs). MRFs are widely used in applications like computer vision, but conventional software solvers are slow. Belief Propagation (BP) solvers, which use patterns of local message passing on MRFs, have been studied in hardware, but their performance is unreliable. We show how a superior method - Sequential Tree-Reweighted message passing (TRW-S) - can be rendered in hardware. TRW-S has reliable convergence, guaranteed by its so-called "sequential" computation. Analysis reveals many opportunities for TRW-S hardware acceleration. We show how to implement TRW-S in FPGA hardware so that it exploits significant parallelism and memory bandwidth. Our implementation is capable of running a standard stereo vision benchmark at rates approaching 40 frames/sec; this represents the first time TRW-S methods have been accelerated to these speeds on an FPGA platform.
UR - http://www.scopus.com/inward/record.url?scp=84870713853&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84870713853&partnerID=8YFLogxK
U2 - 10.1109/FPL.2012.6339183
DO - 10.1109/FPL.2012.6339183
M3 - Conference contribution
AN - SCOPUS:84870713853
SN - 9781467322560
T3 - Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012
SP - 209
EP - 216
BT - Proceedings - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012
T2 - 22nd International Conference on Field Programmable Logic and Applications, FPL 2012
Y2 - 29 August 2012 through 31 August 2012
ER -