Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors

Research output: Contribution to conferencePaper

Abstract

Hardware-based speculative parallelization of non-analyzable codes on distributed modulo scheduling multiprocessors is challenging. A scheme to parallelize codes that have a modest number of cross-iteration dependences is proposed. Simulation results suggest that the scheme is promising: a 16-processor parallel execution of 4 important loops runs 4.2 and 31 times faster than two different serial executions of the loops.

Original languageEnglish (US)
Pages135-139
Number of pages5
StatePublished - Jan 1 1999
EventProceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA - Orlando, FL, USA
Duration: Jan 9 1999Jan 13 1999

Other

OtherProceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA
CityOrlando, FL, USA
Period1/9/991/13/99

Fingerprint

Scheduling
Hardware

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Zhang, Y., Rauchwerger, L., & Torrellas, J. (1999). Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors. 135-139. Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .

Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors. / Zhang, Ye; Rauchwerger, Lawrence; Torrellas, Josep.

1999. 135-139 Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .

Research output: Contribution to conferencePaper

Zhang, Y, Rauchwerger, L & Torrellas, J 1999, 'Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors' Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, 1/9/99 - 1/13/99, pp. 135-139.
Zhang Y, Rauchwerger L, Torrellas J. Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors. 1999. Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .
Zhang, Ye ; Rauchwerger, Lawrence ; Torrellas, Josep. / Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors. Paper presented at Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA, Orlando, FL, USA, .5 p.
@conference{de459275ac3e4c18a99c61c17e46d9c6,
title = "Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors",
abstract = "Hardware-based speculative parallelization of non-analyzable codes on distributed modulo scheduling multiprocessors is challenging. A scheme to parallelize codes that have a modest number of cross-iteration dependences is proposed. Simulation results suggest that the scheme is promising: a 16-processor parallel execution of 4 important loops runs 4.2 and 31 times faster than two different serial executions of the loops.",
author = "Ye Zhang and Lawrence Rauchwerger and Josep Torrellas",
year = "1999",
month = "1",
day = "1",
language = "English (US)",
pages = "135--139",
note = "Proceedings of the 1999 5th International Symposium on High-Performance Computer Architecture, HPCA ; Conference date: 09-01-1999 Through 13-01-1999",

}

TY - CONF

T1 - Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors

AU - Zhang, Ye

AU - Rauchwerger, Lawrence

AU - Torrellas, Josep

PY - 1999/1/1

Y1 - 1999/1/1

N2 - Hardware-based speculative parallelization of non-analyzable codes on distributed modulo scheduling multiprocessors is challenging. A scheme to parallelize codes that have a modest number of cross-iteration dependences is proposed. Simulation results suggest that the scheme is promising: a 16-processor parallel execution of 4 important loops runs 4.2 and 31 times faster than two different serial executions of the loops.

AB - Hardware-based speculative parallelization of non-analyzable codes on distributed modulo scheduling multiprocessors is challenging. A scheme to parallelize codes that have a modest number of cross-iteration dependences is proposed. Simulation results suggest that the scheme is promising: a 16-processor parallel execution of 4 important loops runs 4.2 and 31 times faster than two different serial executions of the loops.

UR - http://www.scopus.com/inward/record.url?scp=0032803642&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032803642&partnerID=8YFLogxK

M3 - Paper

AN - SCOPUS:0032803642

SP - 135

EP - 139

ER -