Hardware features of the static communication network of a parallel architecture

V. Néri; J. L. Béchennec; F. Cappello; D. Etiemble

doi:10.1016/0165-6074(93)90120-A

Hardware features of the static communication network of a parallel architecture

V. Néri, J. L. Béchennec, F. Cappello, D. Etiemble

Research output: Contribution to journal › Article › peer-review

Abstract

We present the hardware features of a communication network which has been designed for compiled communication schemes. It is based on a high speed serial link crossbar switch and a Clos-like interconnection network.

Original language	English (US)
Pages (from-to)	19-24
Number of pages	6
Journal	Microprocessing and Microprogramming
Volume	38
Issue number	1-5
DOIs	https://doi.org/10.1016/0165-6074(93)90120-A
State	Published - Sep 1993
Externally published	Yes

ASJC Scopus subject areas

General Engineering

Online availability

10.1016/0165-6074(93)90120-A

Library availability

Discover UIUC Full Text

Cite this

@article{9c774acac54244ec8874cfe3f602ea34,

title = "Hardware features of the static communication network of a parallel architecture",

abstract = "We present the hardware features of a communication network which has been designed for compiled communication schemes. It is based on a high speed serial link crossbar switch and a Clos-like interconnection network.",

author = "V. N{\'e}ri and B{\'e}chennec, {J. L.} and F. Cappello and D. Etiemble",

note = "Funding Information: This work is partially supported by the french national research program on New Computer Architectures (PRC-ANM) and by DRET under grant #91.168.",

year = "1993",

month = sep,

doi = "10.1016/0165-6074(93)90120-A",

language = "English (US)",

volume = "38",

pages = "19--24",

journal = "Microprocessing and Microprogramming",

issn = "0165-6074",

publisher = "Elsevier B.V.",

number = "1-5",

}

TY - JOUR

T1 - Hardware features of the static communication network of a parallel architecture

AU - Néri, V.

AU - Béchennec, J. L.

AU - Cappello, F.

AU - Etiemble, D.

N1 - Funding Information: This work is partially supported by the french national research program on New Computer Architectures (PRC-ANM) and by DRET under grant #91.168.

PY - 1993/9

Y1 - 1993/9

N2 - We present the hardware features of a communication network which has been designed for compiled communication schemes. It is based on a high speed serial link crossbar switch and a Clos-like interconnection network.

AB - We present the hardware features of a communication network which has been designed for compiled communication schemes. It is based on a high speed serial link crossbar switch and a Clos-like interconnection network.

UR - http://www.scopus.com/inward/record.url?scp=0027656273&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027656273&partnerID=8YFLogxK

U2 - 10.1016/0165-6074(93)90120-A

DO - 10.1016/0165-6074(93)90120-A

M3 - Article

AN - SCOPUS:0027656273

SN - 0165-6074

VL - 38

SP - 19

EP - 24

JO - Microprocessing and Microprogramming

JF - Microprocessing and Microprogramming

IS - 1-5

ER -

Hardware features of the static communication network of a parallel architecture

Abstract

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this