Guest editors' introduction: High-performance reconfigurable computing

Duncan Buell; Tarek El-Ghazawi; Kris Gaj; Volodymyr Kindratenko

doi:10.1109/MC.2007.91

Guest editors' introduction: High-performance reconfigurable computing

Duncan Buell
, Tarek El-Ghazawi
, Kris Gaj
, Volodymyr Kindratenko

Research output: Contribution to specialist publication › Article

Abstract

High-performance reconfigurable computers have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs.

Original language	English (US)
Pages	23-27
Number of pages	5
Volume	40
No	3
Specialist publication	Computer
DOIs	https://doi.org/10.1109/MC.2007.91
State	Published - Mar 2007

Keywords

FPGAs
HPRCs
Reconfigurable computing

ASJC Scopus subject areas

General Computer Science

Online availability

10.1109/MC.2007.91

Library availability

Discover UIUC Full Text

Cite this

@misc{6c774ecb77d24b6b880e83f56f19bc2e,

title = "Guest editors' introduction: High-performance reconfigurable computing",

abstract = "High-performance reconfigurable computers have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs.",

keywords = "FPGAs, HPRCs, Reconfigurable computing",

author = "Duncan Buell and Tarek El-Ghazawi and Kris Gaj and Volodymyr Kindratenko",

year = "2007",

month = mar,

doi = "10.1109/MC.2007.91",

language = "English (US)",

volume = "40",

pages = "23--27",

journal = "Computer",

issn = "0018-9162",

publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Guest editors' introduction

T2 - High-performance reconfigurable computing

AU - Buell, Duncan

AU - El-Ghazawi, Tarek

AU - Gaj, Kris

AU - Kindratenko, Volodymyr

PY - 2007/3

Y1 - 2007/3

N2 - High-performance reconfigurable computers have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs.

AB - High-performance reconfigurable computers have the potential to exploit coarse-grained functional parallelism as well as fine-grained instruction-level parallelism through direct hardware execution on FPGAs.

KW - FPGAs

KW - HPRCs

KW - Reconfigurable computing

UR - https://www.scopus.com/pages/publications/34147175605

UR - https://www.scopus.com/pages/publications/34147175605#tab=citedBy

U2 - 10.1109/MC.2007.91

DO - 10.1109/MC.2007.91

M3 - Article

AN - SCOPUS:34147175605

SN - 0018-9162

VL - 40

SP - 23

EP - 27

JO - Computer

JF - Computer

ER -

Guest editors' introduction: High-performance reconfigurable computing

Abstract

Keywords

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this