GoldMine

Automatic assertion generation using data mining and static analysis

Shobha Vasudevan, David Sheridan, Sanjay Jeram Patel, David Tcheng, Bill Tuohy, Daniel Johnson

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present GOLDMINE, a methodology for generating assertions automatically. Our method involves a combination of data mining and static analysis of the Register Transfer Level (RTL) design. We present results of using GoldMine for assertion generation of the RTL of a 1000-core processor design that is still in an evolving stage. Our results show that GoldMine can generate complex, high coverage assertions in RTL, thereby minimizing human effort in this process.

Original languageEnglish (US)
Title of host publicationDATE 10 - Design, Automation and Test in Europe
Pages626-629
Number of pages4
StatePublished - Jun 9 2010
EventDesign, Automation and Test in Europe Conference and Exhibition, DATE 2010 - Dresden, Germany
Duration: Mar 8 2010Mar 12 2010

Publication series

NameProceedings -Design, Automation and Test in Europe, DATE
ISSN (Print)1530-1591

Other

OtherDesign, Automation and Test in Europe Conference and Exhibition, DATE 2010
CountryGermany
CityDresden
Period3/8/103/12/10

Fingerprint

Static analysis
Data mining

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Vasudevan, S., Sheridan, D., Patel, S. J., Tcheng, D., Tuohy, B., & Johnson, D. (2010). GoldMine: Automatic assertion generation using data mining and static analysis. In DATE 10 - Design, Automation and Test in Europe (pp. 626-629). [5457129] (Proceedings -Design, Automation and Test in Europe, DATE).

GoldMine : Automatic assertion generation using data mining and static analysis. / Vasudevan, Shobha; Sheridan, David; Patel, Sanjay Jeram; Tcheng, David; Tuohy, Bill; Johnson, Daniel.

DATE 10 - Design, Automation and Test in Europe. 2010. p. 626-629 5457129 (Proceedings -Design, Automation and Test in Europe, DATE).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Vasudevan, S, Sheridan, D, Patel, SJ, Tcheng, D, Tuohy, B & Johnson, D 2010, GoldMine: Automatic assertion generation using data mining and static analysis. in DATE 10 - Design, Automation and Test in Europe., 5457129, Proceedings -Design, Automation and Test in Europe, DATE, pp. 626-629, Design, Automation and Test in Europe Conference and Exhibition, DATE 2010, Dresden, Germany, 3/8/10.
Vasudevan S, Sheridan D, Patel SJ, Tcheng D, Tuohy B, Johnson D. GoldMine: Automatic assertion generation using data mining and static analysis. In DATE 10 - Design, Automation and Test in Europe. 2010. p. 626-629. 5457129. (Proceedings -Design, Automation and Test in Europe, DATE).
Vasudevan, Shobha ; Sheridan, David ; Patel, Sanjay Jeram ; Tcheng, David ; Tuohy, Bill ; Johnson, Daniel. / GoldMine : Automatic assertion generation using data mining and static analysis. DATE 10 - Design, Automation and Test in Europe. 2010. pp. 626-629 (Proceedings -Design, Automation and Test in Europe, DATE).
@inproceedings{bf35a5db1717492198f0edc97da6dcf9,
title = "GoldMine: Automatic assertion generation using data mining and static analysis",
abstract = "We present GOLDMINE, a methodology for generating assertions automatically. Our method involves a combination of data mining and static analysis of the Register Transfer Level (RTL) design. We present results of using GoldMine for assertion generation of the RTL of a 1000-core processor design that is still in an evolving stage. Our results show that GoldMine can generate complex, high coverage assertions in RTL, thereby minimizing human effort in this process.",
author = "Shobha Vasudevan and David Sheridan and Patel, {Sanjay Jeram} and David Tcheng and Bill Tuohy and Daniel Johnson",
year = "2010",
month = "6",
day = "9",
language = "English (US)",
isbn = "9783981080162",
series = "Proceedings -Design, Automation and Test in Europe, DATE",
pages = "626--629",
booktitle = "DATE 10 - Design, Automation and Test in Europe",

}

TY - GEN

T1 - GoldMine

T2 - Automatic assertion generation using data mining and static analysis

AU - Vasudevan, Shobha

AU - Sheridan, David

AU - Patel, Sanjay Jeram

AU - Tcheng, David

AU - Tuohy, Bill

AU - Johnson, Daniel

PY - 2010/6/9

Y1 - 2010/6/9

N2 - We present GOLDMINE, a methodology for generating assertions automatically. Our method involves a combination of data mining and static analysis of the Register Transfer Level (RTL) design. We present results of using GoldMine for assertion generation of the RTL of a 1000-core processor design that is still in an evolving stage. Our results show that GoldMine can generate complex, high coverage assertions in RTL, thereby minimizing human effort in this process.

AB - We present GOLDMINE, a methodology for generating assertions automatically. Our method involves a combination of data mining and static analysis of the Register Transfer Level (RTL) design. We present results of using GoldMine for assertion generation of the RTL of a 1000-core processor design that is still in an evolving stage. Our results show that GoldMine can generate complex, high coverage assertions in RTL, thereby minimizing human effort in this process.

UR - http://www.scopus.com/inward/record.url?scp=77953089806&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77953089806&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9783981080162

T3 - Proceedings -Design, Automation and Test in Europe, DATE

SP - 626

EP - 629

BT - DATE 10 - Design, Automation and Test in Europe

ER -