Goal-oriented stimulus generation for analog circuits

Seyed Nematollah Ahmadyan, Jayanand Asok Kumar, Shobha Vasudevan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present a methodology to generate goal-oriented test cases for verifying nonlinear analog circuits. We use a learning-based approach to identify the goal regions in circuit's state space. We use the information that we learn to guide the growth of Rapidly-exploring Random Trees (RRTs) towards these goal regions. Compared to previous approaches for test generation, our methodology generates several test cases of the circuit that are more concentrated in the relevant operating regions. We demonstrate the effectiveness of our approach on typical case studies. We show that our methodology can be used to generate test cases for undesirable behavior that was previously hard to detect.

Original languageEnglish (US)
Title of host publicationProceedings of the 49th Annual Design Automation Conference, DAC '12
Pages1018-1023
Number of pages6
DOIs
StatePublished - Jul 11 2012
Event49th Annual Design Automation Conference, DAC '12 - San Francisco, CA, United States
Duration: Jun 3 2012Jun 7 2012

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Other

Other49th Annual Design Automation Conference, DAC '12
CountryUnited States
CitySan Francisco, CA
Period6/3/126/7/12

Fingerprint

Analog Circuits
Analog circuits
Methodology
Networks (circuits)
Nonlinear Circuits
Test Generation
Random Trees
State Space
Demonstrate

Keywords

  • pre-si testing
  • rapidly-exploring random trees

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modeling and Simulation

Cite this

Ahmadyan, S. N., Kumar, J. A., & Vasudevan, S. (2012). Goal-oriented stimulus generation for analog circuits. In Proceedings of the 49th Annual Design Automation Conference, DAC '12 (pp. 1018-1023). (Proceedings - Design Automation Conference). https://doi.org/10.1145/2228360.2228544

Goal-oriented stimulus generation for analog circuits. / Ahmadyan, Seyed Nematollah; Kumar, Jayanand Asok; Vasudevan, Shobha.

Proceedings of the 49th Annual Design Automation Conference, DAC '12. 2012. p. 1018-1023 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ahmadyan, SN, Kumar, JA & Vasudevan, S 2012, Goal-oriented stimulus generation for analog circuits. in Proceedings of the 49th Annual Design Automation Conference, DAC '12. Proceedings - Design Automation Conference, pp. 1018-1023, 49th Annual Design Automation Conference, DAC '12, San Francisco, CA, United States, 6/3/12. https://doi.org/10.1145/2228360.2228544
Ahmadyan SN, Kumar JA, Vasudevan S. Goal-oriented stimulus generation for analog circuits. In Proceedings of the 49th Annual Design Automation Conference, DAC '12. 2012. p. 1018-1023. (Proceedings - Design Automation Conference). https://doi.org/10.1145/2228360.2228544
Ahmadyan, Seyed Nematollah ; Kumar, Jayanand Asok ; Vasudevan, Shobha. / Goal-oriented stimulus generation for analog circuits. Proceedings of the 49th Annual Design Automation Conference, DAC '12. 2012. pp. 1018-1023 (Proceedings - Design Automation Conference).
@inproceedings{1dc2e0c712d8404ba6dd8af154bc0b36,
title = "Goal-oriented stimulus generation for analog circuits",
abstract = "We present a methodology to generate goal-oriented test cases for verifying nonlinear analog circuits. We use a learning-based approach to identify the goal regions in circuit's state space. We use the information that we learn to guide the growth of Rapidly-exploring Random Trees (RRTs) towards these goal regions. Compared to previous approaches for test generation, our methodology generates several test cases of the circuit that are more concentrated in the relevant operating regions. We demonstrate the effectiveness of our approach on typical case studies. We show that our methodology can be used to generate test cases for undesirable behavior that was previously hard to detect.",
keywords = "pre-si testing, rapidly-exploring random trees",
author = "Ahmadyan, {Seyed Nematollah} and Kumar, {Jayanand Asok} and Shobha Vasudevan",
year = "2012",
month = "7",
day = "11",
doi = "10.1145/2228360.2228544",
language = "English (US)",
isbn = "9781450311991",
series = "Proceedings - Design Automation Conference",
pages = "1018--1023",
booktitle = "Proceedings of the 49th Annual Design Automation Conference, DAC '12",

}

TY - GEN

T1 - Goal-oriented stimulus generation for analog circuits

AU - Ahmadyan, Seyed Nematollah

AU - Kumar, Jayanand Asok

AU - Vasudevan, Shobha

PY - 2012/7/11

Y1 - 2012/7/11

N2 - We present a methodology to generate goal-oriented test cases for verifying nonlinear analog circuits. We use a learning-based approach to identify the goal regions in circuit's state space. We use the information that we learn to guide the growth of Rapidly-exploring Random Trees (RRTs) towards these goal regions. Compared to previous approaches for test generation, our methodology generates several test cases of the circuit that are more concentrated in the relevant operating regions. We demonstrate the effectiveness of our approach on typical case studies. We show that our methodology can be used to generate test cases for undesirable behavior that was previously hard to detect.

AB - We present a methodology to generate goal-oriented test cases for verifying nonlinear analog circuits. We use a learning-based approach to identify the goal regions in circuit's state space. We use the information that we learn to guide the growth of Rapidly-exploring Random Trees (RRTs) towards these goal regions. Compared to previous approaches for test generation, our methodology generates several test cases of the circuit that are more concentrated in the relevant operating regions. We demonstrate the effectiveness of our approach on typical case studies. We show that our methodology can be used to generate test cases for undesirable behavior that was previously hard to detect.

KW - pre-si testing

KW - rapidly-exploring random trees

UR - http://www.scopus.com/inward/record.url?scp=84863557236&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84863557236&partnerID=8YFLogxK

U2 - 10.1145/2228360.2228544

DO - 10.1145/2228360.2228544

M3 - Conference contribution

SN - 9781450311991

T3 - Proceedings - Design Automation Conference

SP - 1018

EP - 1023

BT - Proceedings of the 49th Annual Design Automation Conference, DAC '12

ER -