Generating more compactable channel routing solutions

Jingsheng Cong, D. F. Wong

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper we present several powerful techniques which allow us to generate efficiently channel routing solutions which are beneficial to further compaction. Our techniques can be applied to straight track compaction as well as to contour routing compaction, and produce very encouraging results. In particular, for Deutsch's Difficult Example, we obtained a straight track routing solution whose area is 7% less than the best known result after straight track compaction. Our router also generated a routing solution which leads to a very satisfactory result after contour routing compaction.

Original languageEnglish (US)
Pages (from-to)199-214
Number of pages16
JournalIntegration, the VLSI Journal
Volume9
Issue number2
DOIs
StatePublished - Apr 1990
Externally publishedYes

Keywords

  • Channel routing
  • VLSI layout design
  • algorithms
  • compaction

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Generating more compactable channel routing solutions'. Together they form a unique fingerprint.

Cite this