Floorplanning with power supply noise avoidance

Hung Ming Chen, Li Da Huang, I. Min Liu, Minghorng Lai, D. F. Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

With today's advanced integrated circuits (ICs) manufacturing technology in the deep submicron (DSM) environment, we can integrate entire electronic systems on a single chip (SoC). However, without careful power supply planning in layout, the design of chips can suffer from mostly signal integrity problems, including IR-drop, ΔI noise, and IC reliability. Post-route methodologies in solving signal integrity problem have been applied but they cause a long turn-around time, which adds costly delays to time-to-market. In this paper, we study the problem of power supply noise avoidance as early as in the floorplanning stage. We show that the noise avoidance in the power supply planning problem can be formulated as a constrained maximum flow problem and present an efficient yet effective heuristic to handle the problem. Experimental results are encouraging. With a slight increase of total wirelength, we achieve almost no IR-drop requirement violation and a 46.6% improvement in ΔI noise constraint violation compared with a previous approach.

Original languageEnglish (US)
Title of host publicationProceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages427-430
Number of pages4
ISBN (Electronic)0780376595
DOIs
StatePublished - Jan 1 2003
EventAsia and South Pacific Design Automation Conference, ASP-DAC 2003 - Kitakyushu, Japan
Duration: Jan 21 2003Jan 24 2003

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume2003-January

Other

OtherAsia and South Pacific Design Automation Conference, ASP-DAC 2003
CountryJapan
CityKitakyushu
Period1/21/031/24/03

Fingerprint

Integrated circuits
Planning
Turnaround time
System-on-chip

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Chen, H. M., Huang, L. D., Liu, I. M., Lai, M., & Wong, D. F. (2003). Floorplanning with power supply noise avoidance. In Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference (pp. 427-430). [1195053] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2003-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2003.1195053

Floorplanning with power supply noise avoidance. / Chen, Hung Ming; Huang, Li Da; Liu, I. Min; Lai, Minghorng; Wong, D. F.

Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., 2003. p. 427-430 1195053 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2003-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chen, HM, Huang, LD, Liu, IM, Lai, M & Wong, DF 2003, Floorplanning with power supply noise avoidance. in Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference., 1195053, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2003-January, Institute of Electrical and Electronics Engineers Inc., pp. 427-430, Asia and South Pacific Design Automation Conference, ASP-DAC 2003, Kitakyushu, Japan, 1/21/03. https://doi.org/10.1109/ASPDAC.2003.1195053
Chen HM, Huang LD, Liu IM, Lai M, Wong DF. Floorplanning with power supply noise avoidance. In Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc. 2003. p. 427-430. 1195053. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2003.1195053
Chen, Hung Ming ; Huang, Li Da ; Liu, I. Min ; Lai, Minghorng ; Wong, D. F. / Floorplanning with power supply noise avoidance. Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 427-430 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{c2ea916bbacd4241b47e498e613d0846,
title = "Floorplanning with power supply noise avoidance",
abstract = "With today's advanced integrated circuits (ICs) manufacturing technology in the deep submicron (DSM) environment, we can integrate entire electronic systems on a single chip (SoC). However, without careful power supply planning in layout, the design of chips can suffer from mostly signal integrity problems, including IR-drop, ΔI noise, and IC reliability. Post-route methodologies in solving signal integrity problem have been applied but they cause a long turn-around time, which adds costly delays to time-to-market. In this paper, we study the problem of power supply noise avoidance as early as in the floorplanning stage. We show that the noise avoidance in the power supply planning problem can be formulated as a constrained maximum flow problem and present an efficient yet effective heuristic to handle the problem. Experimental results are encouraging. With a slight increase of total wirelength, we achieve almost no IR-drop requirement violation and a 46.6{\%} improvement in ΔI noise constraint violation compared with a previous approach.",
author = "Chen, {Hung Ming} and Huang, {Li Da} and Liu, {I. Min} and Minghorng Lai and Wong, {D. F.}",
year = "2003",
month = "1",
day = "1",
doi = "10.1109/ASPDAC.2003.1195053",
language = "English (US)",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "427--430",
booktitle = "Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference",
address = "United States",

}

TY - GEN

T1 - Floorplanning with power supply noise avoidance

AU - Chen, Hung Ming

AU - Huang, Li Da

AU - Liu, I. Min

AU - Lai, Minghorng

AU - Wong, D. F.

PY - 2003/1/1

Y1 - 2003/1/1

N2 - With today's advanced integrated circuits (ICs) manufacturing technology in the deep submicron (DSM) environment, we can integrate entire electronic systems on a single chip (SoC). However, without careful power supply planning in layout, the design of chips can suffer from mostly signal integrity problems, including IR-drop, ΔI noise, and IC reliability. Post-route methodologies in solving signal integrity problem have been applied but they cause a long turn-around time, which adds costly delays to time-to-market. In this paper, we study the problem of power supply noise avoidance as early as in the floorplanning stage. We show that the noise avoidance in the power supply planning problem can be formulated as a constrained maximum flow problem and present an efficient yet effective heuristic to handle the problem. Experimental results are encouraging. With a slight increase of total wirelength, we achieve almost no IR-drop requirement violation and a 46.6% improvement in ΔI noise constraint violation compared with a previous approach.

AB - With today's advanced integrated circuits (ICs) manufacturing technology in the deep submicron (DSM) environment, we can integrate entire electronic systems on a single chip (SoC). However, without careful power supply planning in layout, the design of chips can suffer from mostly signal integrity problems, including IR-drop, ΔI noise, and IC reliability. Post-route methodologies in solving signal integrity problem have been applied but they cause a long turn-around time, which adds costly delays to time-to-market. In this paper, we study the problem of power supply noise avoidance as early as in the floorplanning stage. We show that the noise avoidance in the power supply planning problem can be formulated as a constrained maximum flow problem and present an efficient yet effective heuristic to handle the problem. Experimental results are encouraging. With a slight increase of total wirelength, we achieve almost no IR-drop requirement violation and a 46.6% improvement in ΔI noise constraint violation compared with a previous approach.

UR - http://www.scopus.com/inward/record.url?scp=84954410160&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84954410160&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2003.1195053

DO - 10.1109/ASPDAC.2003.1195053

M3 - Conference contribution

AN - SCOPUS:84954410160

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 427

EP - 430

BT - Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference

PB - Institute of Electrical and Electronics Engineers Inc.

ER -