FLOORPLANNING BY ANNEALING ON A HYPERCUBE MULTIPROCESSOR.

Rajeev Jayaraman, Rob A. Rutenbar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The design, parallel implementation, and performance evaluation of annealing-based floorplanning algorithms on a hypercube multiprocessor are described. Partitioning strategies are developed to map an annealing algorithm onto a hypercube topology efficiently. Because the state of the evolving floorplan configuration is distributed across the processors of the hypercube, updating the views of this global system state seen by individual processors requires expensive interprocessor message traffic. Hence, errors are tolerated in these locally held views of the system state to reduce the frequency of expensive global updates. Novel parallel state-updating schemes are introduced that permit fast partial updates to be interleaved with expensive, complete updates. Results from experiments on an Intel iPSC hypercube show relative speedups of between 4 and 7. 5 times for 16 processors, with solutions of comparable quality to those produced by a serial version of the floorplanner.

Original languageEnglish (US)
Title of host publicationUnknown Host Publication Title
PublisherIEEE
Pages346-349
Number of pages4
ISBN (Print)0818608145
StatePublished - Dec 1 1987

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'FLOORPLANNING BY ANNEALING ON A HYPERCUBE MULTIPROCESSOR.'. Together they form a unique fingerprint.

Cite this