TY - GEN
T1 - Floorplan design for multi-million gate FPGAs
AU - Cheng, Lei
AU - Wong, Martin D.F.
PY - 2004
Y1 - 2004
N2 - Modern FPGAs have multi-millions of gates and future generations of FPGAs will be even more complex. This means floorplanning tools will soon be extremely important for the physical design of FPGAs. Due to the heterogeneous logic and routing resources on an FPGA, FPGA floorplanning is very different from the traditional floorplanning for ASICs. This paper presents the first FPGA floorplanning algorithm targeted for FPGAs with heterogeneous resources (e.g., Xilinx's Spartan3 chips consisting of columns of CLBs, RAM blocks, and multiplier blocks). Our algorithm can generate floor-plans for Xilinx's XC3S5000 architecture (largest of the Spartan3 family) in a few minutes.
AB - Modern FPGAs have multi-millions of gates and future generations of FPGAs will be even more complex. This means floorplanning tools will soon be extremely important for the physical design of FPGAs. Due to the heterogeneous logic and routing resources on an FPGA, FPGA floorplanning is very different from the traditional floorplanning for ASICs. This paper presents the first FPGA floorplanning algorithm targeted for FPGAs with heterogeneous resources (e.g., Xilinx's Spartan3 chips consisting of columns of CLBs, RAM blocks, and multiplier blocks). Our algorithm can generate floor-plans for Xilinx's XC3S5000 architecture (largest of the Spartan3 family) in a few minutes.
UR - http://www.scopus.com/inward/record.url?scp=16244395792&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=16244395792&partnerID=8YFLogxK
U2 - 10.1109/ICCAD.2004.1382589
DO - 10.1109/ICCAD.2004.1382589
M3 - Conference contribution
AN - SCOPUS:16244395792
SN - 0780387023
T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
SP - 292
EP - 299
BT - ICCAD-2004 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
T2 - ICCAD-2004 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Y2 - 7 November 2004 through 11 November 2004
ER -