### Abstract

Correlated interval representations of range uncertainty offer an attractive solution to approximating computations on statistical quantities. The key idea is to use finite intervals to approximate the essential mass of a probability density function (pdf) as it moves through numerical operators; the resulting compact interval-valued solution can be easily interpreted as a statistical distribution and efficiently sampled. This paper first describes improved interval-valued algorithms for asymptotic wave evaluation (AWE)/passive reduced-order interconnect macromodeling algorithm (PRIMA) model order reduction for tree-structured interconnect circuits with correlated resistance, inductance, and capacitance (RLC) parameter variations. By moving to a much faster interval-valued linear solver based on path-tracing ideas, and making more optimal tradeoffs between interval- and scalar-valued computations, the delay statistics roughly 10× faster than classical Monte Carlo (MC) simulation, with accuracy to within 5% can be extracted. This improved interval analysis strategy is further applied in order to build statistical effective capacitance (C_{eff}) models for variational interconnect, and show how to extract statistics of C_{eff} over 100× faster than classical MC simulation, with errors less than 4%.

Original language | English (US) |
---|---|

Pages (from-to) | 710-724 |

Number of pages | 15 |

Journal | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |

Volume | 25 |

Issue number | 4 |

DOIs | |

State | Published - Apr 1 2006 |

### Keywords

- Affine arithmetic
- Effective capacitance
- Interconnect
- Modeling
- Statistical analysis

### ASJC Scopus subject areas

- Software
- Computer Graphics and Computer-Aided Design
- Electrical and Electronic Engineering

## Fingerprint Dive into the research topics of 'Fast interval-valued statistical modeling of interconnect and effective capacitance'. Together they form a unique fingerprint.

## Cite this

*IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*,

*25*(4), 710-724. https://doi.org/10.1109/TCAD.2006.870067