Fast circuit simulator for transient analysis of CDM ESD

Kuo Hsuan Meng, Elyse Rosenbaum

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the specific properties of the problem formulation, run-time can be reduced without compromising accuracy. A reduced run-time is obtained by using cluster computing, and additional speed-up is achieved using specialized device models and a customized simulation engine.

Original languageEnglish (US)
Title of host publicationElectrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015
PublisherESD Association
ISBN (Electronic)1585372722, 9781585372737
StatePublished - Oct 30 2015
Event37th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2015 - Reno, United States
Duration: Sep 27 2015Oct 2 2015

Publication series

NameElectrical Overstress/Electrostatic Discharge Symposium Proceedings
Volume2015-October
ISSN (Print)0739-5159

Other

Other37th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2015
CountryUnited States
CityReno
Period9/27/1510/2/15

Fingerprint

Cluster computing
Transient analysis
Simulators
Engines
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Meng, K. H., & Rosenbaum, E. (2015). Fast circuit simulator for transient analysis of CDM ESD. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015 (Electrical Overstress/Electrostatic Discharge Symposium Proceedings; Vol. 2015-October). ESD Association.

Fast circuit simulator for transient analysis of CDM ESD. / Meng, Kuo Hsuan; Rosenbaum, Elyse.

Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. ESD Association, 2015. (Electrical Overstress/Electrostatic Discharge Symposium Proceedings; Vol. 2015-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Meng, KH & Rosenbaum, E 2015, Fast circuit simulator for transient analysis of CDM ESD. in Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, vol. 2015-October, ESD Association, 37th Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2015, Reno, United States, 9/27/15.
Meng KH, Rosenbaum E. Fast circuit simulator for transient analysis of CDM ESD. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. ESD Association. 2015. (Electrical Overstress/Electrostatic Discharge Symposium Proceedings).
Meng, Kuo Hsuan ; Rosenbaum, Elyse. / Fast circuit simulator for transient analysis of CDM ESD. Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015. ESD Association, 2015. (Electrical Overstress/Electrostatic Discharge Symposium Proceedings).
@inproceedings{c0d836d244664154a11baeb5e8ef0972,
title = "Fast circuit simulator for transient analysis of CDM ESD",
abstract = "The run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the specific properties of the problem formulation, run-time can be reduced without compromising accuracy. A reduced run-time is obtained by using cluster computing, and additional speed-up is achieved using specialized device models and a customized simulation engine.",
author = "Meng, {Kuo Hsuan} and Elyse Rosenbaum",
year = "2015",
month = "10",
day = "30",
language = "English (US)",
series = "Electrical Overstress/Electrostatic Discharge Symposium Proceedings",
publisher = "ESD Association",
booktitle = "Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015",

}

TY - GEN

T1 - Fast circuit simulator for transient analysis of CDM ESD

AU - Meng, Kuo Hsuan

AU - Rosenbaum, Elyse

PY - 2015/10/30

Y1 - 2015/10/30

N2 - The run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the specific properties of the problem formulation, run-time can be reduced without compromising accuracy. A reduced run-time is obtained by using cluster computing, and additional speed-up is achieved using specialized device models and a customized simulation engine.

AB - The run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the specific properties of the problem formulation, run-time can be reduced without compromising accuracy. A reduced run-time is obtained by using cluster computing, and additional speed-up is achieved using specialized device models and a customized simulation engine.

UR - http://www.scopus.com/inward/record.url?scp=84960157831&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84960157831&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84960157831

T3 - Electrical Overstress/Electrostatic Discharge Symposium Proceedings

BT - Electrical Overstress/Electrostatic Discharge Symposium Proceedings, EOS/ESD 2015

PB - ESD Association

ER -