EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR.

Wen met W. Hwu, Yale N. Patt

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

HPSm is a single-chip microarchitecture that uses both vertical and horizontal concurrency. Experiments have been conducted to demonstrate the effectiveness of HPSm as compared to the Berkeley RISC II chip, which is similar to that of the SPUR chip. Evaluations have been done with both control-intensive and floating-point-intensive benchmarks. For both types of benchmarks, the authors show that the HPSm microarchitecture achieves significant speedup over the RISC/SPUR microarchitecture implemented with the same fabrication technology.

Original languageEnglish (US)
Title of host publicationMICRO
Subtitle of host publicationAnnual Microprogramming Workshop
PublisherACM
Pages154-161
Number of pages8
ISBN (Print)0897912500
StatePublished - Dec 1 1987

Publication series

NameMICRO: Annual Microprogramming Workshop
ISSN (Print)0361-2163

Fingerprint

Reduced instruction set computing
Microprocessor chips
Fabrication
Experiments

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Hwu, W. M. W., & Patt, Y. N. (1987). EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR. In MICRO: Annual Microprogramming Workshop (pp. 154-161). (MICRO: Annual Microprogramming Workshop). ACM.

EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR. / Hwu, Wen met W.; Patt, Yale N.

MICRO: Annual Microprogramming Workshop. ACM, 1987. p. 154-161 (MICRO: Annual Microprogramming Workshop).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hwu, WMW & Patt, YN 1987, EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR. in MICRO: Annual Microprogramming Workshop. MICRO: Annual Microprogramming Workshop, ACM, pp. 154-161.
Hwu WMW, Patt YN. EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR. In MICRO: Annual Microprogramming Workshop. ACM. 1987. p. 154-161. (MICRO: Annual Microprogramming Workshop).
Hwu, Wen met W. ; Patt, Yale N. / EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR. MICRO: Annual Microprogramming Workshop. ACM, 1987. pp. 154-161 (MICRO: Annual Microprogramming Workshop).
@inproceedings{fcb6f479fafb41da895d4cec15fc7bfd,
title = "EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR.",
abstract = "HPSm is a single-chip microarchitecture that uses both vertical and horizontal concurrency. Experiments have been conducted to demonstrate the effectiveness of HPSm as compared to the Berkeley RISC II chip, which is similar to that of the SPUR chip. Evaluations have been done with both control-intensive and floating-point-intensive benchmarks. For both types of benchmarks, the authors show that the HPSm microarchitecture achieves significant speedup over the RISC/SPUR microarchitecture implemented with the same fabrication technology.",
author = "Hwu, {Wen met W.} and Patt, {Yale N.}",
year = "1987",
month = "12",
day = "1",
language = "English (US)",
isbn = "0897912500",
series = "MICRO: Annual Microprogramming Workshop",
publisher = "ACM",
pages = "154--161",
booktitle = "MICRO",

}

TY - GEN

T1 - EXPLOITING HORIZONTAL AND VERTICAL CONCURRENCY VIA THE HPSM MICROPROCESSOR.

AU - Hwu, Wen met W.

AU - Patt, Yale N.

PY - 1987/12/1

Y1 - 1987/12/1

N2 - HPSm is a single-chip microarchitecture that uses both vertical and horizontal concurrency. Experiments have been conducted to demonstrate the effectiveness of HPSm as compared to the Berkeley RISC II chip, which is similar to that of the SPUR chip. Evaluations have been done with both control-intensive and floating-point-intensive benchmarks. For both types of benchmarks, the authors show that the HPSm microarchitecture achieves significant speedup over the RISC/SPUR microarchitecture implemented with the same fabrication technology.

AB - HPSm is a single-chip microarchitecture that uses both vertical and horizontal concurrency. Experiments have been conducted to demonstrate the effectiveness of HPSm as compared to the Berkeley RISC II chip, which is similar to that of the SPUR chip. Evaluations have been done with both control-intensive and floating-point-intensive benchmarks. For both types of benchmarks, the authors show that the HPSm microarchitecture achieves significant speedup over the RISC/SPUR microarchitecture implemented with the same fabrication technology.

UR - http://www.scopus.com/inward/record.url?scp=0023588684&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0023588684&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0023588684

SN - 0897912500

T3 - MICRO: Annual Microprogramming Workshop

SP - 154

EP - 161

BT - MICRO

PB - ACM

ER -