@inproceedings{dd3baadee1f14f40bd16dacf32c58199,
title = "EXPERIMENTS WITH HPS, A RESTRICTED DATA FLOW MICROARCHITECTURE FOR HIGH PERFORMANCE COMPUTERS.",
abstract = "The authors have identified a new model of execution, restricted data flow, which is believed to have great potential for implementing a very-high-performance computing engine. This microengine is called HPS (High Performance Substrate) to reflect the notion that this model should be useful for implementing very dissimilar ISA architectures. Two extreme variations of HPS are specified, a minimal functionality version which can be implemented on a single chip, and a 'full throttle' version which has been proposed as a high performance implementation of the microvax-2 subset of the VAX architecture. Both models have been simulated, and measurements have been taken on several benchmarks. The results of some of these measurements are reported and compared with alternative styles of execution.",
author = "Yale Patt and Hwu, {Wen mei} and Stephen Melvin and Michael Shebanow and Chien Chen and Jiajuin Wei",
year = "1986",
month = jan,
day = "1",
language = "English (US)",
isbn = "0818606924",
series = "Proceedings - IEEE Computer Society International Conference",
publisher = "IEEE",
pages = "254--258",
editor = "Bell, {Alan G.}",
booktitle = "Proceedings - IEEE Computer Society International Conference",
}