ETS-A: A new electrothermal simulator for CMOS VLSI circuits

Yi Kan Cheng, Elyse Rosenbaum, Sung Mo Kang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In view of the increasing density on integrated circuit devices for higher operation speed and larger scale of integration, the power density and the resulting temperature on the chip surface increase accordingly. In order to predict the temperature profile as well as the corresponding electrical performance of VLSI circuits, a new electrothermal simulator was developed. By automating the layout extraction, accurate fast timing-based power calculation, the analytical temperature estimation, and the uncoupled electrothermal simulation, the on-chip thermal reliability and timing problems can be accurately and quickly predicted.

Original languageEnglish (US)
Title of host publicationProceedings of the 1996 European Conference on Design and Test, EDTC 1996
PublisherAssociation for Computing Machinery, Inc
Pages566-570
Number of pages5
ISBN (Electronic)0818674237, 9780818674235
DOIs
StatePublished - Mar 11 1996
Event1996 European Conference on Design and Test, EDTC 1996 - Paris, France
Duration: Mar 11 1996Mar 14 1996

Publication series

NameProceedings of the 1996 European Conference on Design and Test, EDTC 1996

Other

Other1996 European Conference on Design and Test, EDTC 1996
CountryFrance
CityParis
Period3/11/963/14/96

Fingerprint

VLSI circuits
Simulators
Temperature
Integrated circuits

ASJC Scopus subject areas

  • Safety, Risk, Reliability and Quality
  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Cheng, Y. K., Rosenbaum, E., & Kang, S. M. (1996). ETS-A: A new electrothermal simulator for CMOS VLSI circuits. In Proceedings of the 1996 European Conference on Design and Test, EDTC 1996 (pp. 566-570). [494357] (Proceedings of the 1996 European Conference on Design and Test, EDTC 1996). Association for Computing Machinery, Inc. https://doi.org/10.1109/EDTC.1996.494357

ETS-A : A new electrothermal simulator for CMOS VLSI circuits. / Cheng, Yi Kan; Rosenbaum, Elyse; Kang, Sung Mo.

Proceedings of the 1996 European Conference on Design and Test, EDTC 1996. Association for Computing Machinery, Inc, 1996. p. 566-570 494357 (Proceedings of the 1996 European Conference on Design and Test, EDTC 1996).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Cheng, YK, Rosenbaum, E & Kang, SM 1996, ETS-A: A new electrothermal simulator for CMOS VLSI circuits. in Proceedings of the 1996 European Conference on Design and Test, EDTC 1996., 494357, Proceedings of the 1996 European Conference on Design and Test, EDTC 1996, Association for Computing Machinery, Inc, pp. 566-570, 1996 European Conference on Design and Test, EDTC 1996, Paris, France, 3/11/96. https://doi.org/10.1109/EDTC.1996.494357
Cheng YK, Rosenbaum E, Kang SM. ETS-A: A new electrothermal simulator for CMOS VLSI circuits. In Proceedings of the 1996 European Conference on Design and Test, EDTC 1996. Association for Computing Machinery, Inc. 1996. p. 566-570. 494357. (Proceedings of the 1996 European Conference on Design and Test, EDTC 1996). https://doi.org/10.1109/EDTC.1996.494357
Cheng, Yi Kan ; Rosenbaum, Elyse ; Kang, Sung Mo. / ETS-A : A new electrothermal simulator for CMOS VLSI circuits. Proceedings of the 1996 European Conference on Design and Test, EDTC 1996. Association for Computing Machinery, Inc, 1996. pp. 566-570 (Proceedings of the 1996 European Conference on Design and Test, EDTC 1996).
@inproceedings{a08ec8b24e3543ecadc282664517a6fa,
title = "ETS-A: A new electrothermal simulator for CMOS VLSI circuits",
abstract = "In view of the increasing density on integrated circuit devices for higher operation speed and larger scale of integration, the power density and the resulting temperature on the chip surface increase accordingly. In order to predict the temperature profile as well as the corresponding electrical performance of VLSI circuits, a new electrothermal simulator was developed. By automating the layout extraction, accurate fast timing-based power calculation, the analytical temperature estimation, and the uncoupled electrothermal simulation, the on-chip thermal reliability and timing problems can be accurately and quickly predicted.",
author = "Cheng, {Yi Kan} and Elyse Rosenbaum and Kang, {Sung Mo}",
year = "1996",
month = "3",
day = "11",
doi = "10.1109/EDTC.1996.494357",
language = "English (US)",
series = "Proceedings of the 1996 European Conference on Design and Test, EDTC 1996",
publisher = "Association for Computing Machinery, Inc",
pages = "566--570",
booktitle = "Proceedings of the 1996 European Conference on Design and Test, EDTC 1996",

}

TY - GEN

T1 - ETS-A

T2 - A new electrothermal simulator for CMOS VLSI circuits

AU - Cheng, Yi Kan

AU - Rosenbaum, Elyse

AU - Kang, Sung Mo

PY - 1996/3/11

Y1 - 1996/3/11

N2 - In view of the increasing density on integrated circuit devices for higher operation speed and larger scale of integration, the power density and the resulting temperature on the chip surface increase accordingly. In order to predict the temperature profile as well as the corresponding electrical performance of VLSI circuits, a new electrothermal simulator was developed. By automating the layout extraction, accurate fast timing-based power calculation, the analytical temperature estimation, and the uncoupled electrothermal simulation, the on-chip thermal reliability and timing problems can be accurately and quickly predicted.

AB - In view of the increasing density on integrated circuit devices for higher operation speed and larger scale of integration, the power density and the resulting temperature on the chip surface increase accordingly. In order to predict the temperature profile as well as the corresponding electrical performance of VLSI circuits, a new electrothermal simulator was developed. By automating the layout extraction, accurate fast timing-based power calculation, the analytical temperature estimation, and the uncoupled electrothermal simulation, the on-chip thermal reliability and timing problems can be accurately and quickly predicted.

UR - http://www.scopus.com/inward/record.url?scp=85030111148&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85030111148&partnerID=8YFLogxK

U2 - 10.1109/EDTC.1996.494357

DO - 10.1109/EDTC.1996.494357

M3 - Conference contribution

AN - SCOPUS:85030111148

T3 - Proceedings of the 1996 European Conference on Design and Test, EDTC 1996

SP - 566

EP - 570

BT - Proceedings of the 1996 European Conference on Design and Test, EDTC 1996

PB - Association for Computing Machinery, Inc

ER -