EOS/ESD protection circuit design for deep submicron SOI technology

Sridhar Ramaswamy, Prasun Raha, Elyse Rosenbaum, Sung Mo Kang

Research output: Contribution to journalConference articlepeer-review


Deep submicron silicon-on-insulator (SOI) is potentially an important technology for low voltage applications because of advantages in processing, speed, subthreshold conduction and latchup immunity (Colinge, 1991). However, little attention has been given to EDS/ESD protection circuit design issues for submicron SOI technology. Multi-finger grounded gate NMOS (GGNMOS) devices have been used as effective output protection devices for bulk Si technology. In this paper, the failure modes of GGNMOS devices designed for a 0.3μm fully depleted SOI technology are investigated. A theoretical comparison between the EOS/ESD performance of bulk and SOI technologies is presented. Also, practical design guidelines for effective protection circuit design in SOI technology are provided.

Original languageEnglish (US)
Pages (from-to)212-217
Number of pages6
JournalElectrical Overstress/Electrostatic Discharge Symposium Proceedings
StatePublished - 1995
EventProceedings of the 1995 17th Annual Symposium on Electrical Overstress/Electrostatic Discharge - Phoenix, AZ, USA
Duration: Sep 12 1995Sep 14 1995

ASJC Scopus subject areas

  • Condensed Matter Physics


Dive into the research topics of 'EOS/ESD protection circuit design for deep submicron SOI technology'. Together they form a unique fingerprint.

Cite this