Chip multiprocessors with thread-level speculation have become the subject of intense research. This work refutes the claim that such a design is necessarily too energy inefficient. In addition, it proposes out-of-order task spawning to exploit more sources of speculative task-level parallelism.
ASJC Scopus subject areas
- Hardware and Architecture
- Electrical and Electronic Engineering