Energy-efficient soft error-tolerant digital signal processing

Byonghyo Shim, Naresh R Shanbhag, Seok Jun Lee

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, we present energy-efficient soft error (SE)-tolerant techniques for digital signal processing (DSP) systems. The proposed technique, referred to as algorithmic soft error-tolerance (ASET), employs an low-complexity estimator of a main DSP block to guarantee reliability in presence of soft errors either in the MDSP or the estimator. For FIR filtering, it is shown that the proposed technique provides robustness to soft error rates of up to P er = 10 -2 in single-event upset (SEU). It is also shown that the proposed techniques provide 40% ∼61% savings in power dissipation over that achieved via triple modula redundancy (TMR) when the desired signal-to-noise ratio SNR des = 25 ∼35 dB.

Original languageEnglish (US)
Pages (from-to)1493-1497
Number of pages5
JournalConference Record of the Asilomar Conference on Signals, Systems and Computers
Volume2
StatePublished - 2003

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Signal Processing
  • Hardware and Architecture

Fingerprint

Dive into the research topics of 'Energy-efficient soft error-tolerant digital signal processing'. Together they form a unique fingerprint.

Cite this