Energy-efficient performance budgeting in FEC-based high-speed I/O links

Rajan Lakshmi Narasimha; Naresh Shanbhag

doi:10.1109/EPEPS.2009.5338483

Energy-efficient performance budgeting in FEC-based high-speed I/O links

Rajan Lakshmi Narasimha, Naresh Shanbhag

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

In this paper, we look at how the introduction of Forward Error Correction (FEC) impacts system design in a high-speed I/O link. We present examples where coding gain maps to improvements in transmit swing, ADC precision, jitter tolerance and comparator offset tolerance.

Original language	English (US)
Title of host publication	2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09
Pages	41-44
Number of pages	4
DOIs	https://doi.org/10.1109/EPEPS.2009.5338483
State	Published - 2009
Event	2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09 - Portland, OR, United States Duration: Oct 19 2009 → Oct 21 2009

Publication series

Name	2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09

Other

Other	2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09
Country/Territory	United States
City	Portland, OR
Period	10/19/09 → 10/21/09

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Online availability

10.1109/EPEPS.2009.5338483

Library availability

Discover UIUC Full Text

Cite this

Narasimha, R. L., & Shanbhag, N. (2009). Energy-efficient performance budgeting in FEC-based high-speed I/O links. In 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09 (pp. 41-44). [5338483] (2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09). https://doi.org/10.1109/EPEPS.2009.5338483

Energy-efficient performance budgeting in FEC-based high-speed I/O links. / Narasimha, Rajan Lakshmi; Shanbhag, Naresh.

2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09. 2009. p. 41-44 5338483 (2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Narasimha, RL & Shanbhag, N 2009, Energy-efficient performance budgeting in FEC-based high-speed I/O links. in 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09., 5338483, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09, pp. 41-44, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09, Portland, OR, United States, 10/19/09. https://doi.org/10.1109/EPEPS.2009.5338483

@inproceedings{684162b38da04c1dbcca628956d1c92e,

title = "Energy-efficient performance budgeting in FEC-based high-speed I/O links",

abstract = "In this paper, we look at how the introduction of Forward Error Correction (FEC) impacts system design in a high-speed I/O link. We present examples where coding gain maps to improvements in transmit swing, ADC precision, jitter tolerance and comparator offset tolerance.",

author = "Narasimha, {Rajan Lakshmi} and Naresh Shanbhag",

year = "2009",

doi = "10.1109/EPEPS.2009.5338483",

language = "English (US)",

isbn = "9781424444472",

series = "2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09",

pages = "41--44",

booktitle = "2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09",

note = "2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09 ; Conference date: 19-10-2009 Through 21-10-2009",

}

TY - GEN

T1 - Energy-efficient performance budgeting in FEC-based high-speed I/O links

AU - Narasimha, Rajan Lakshmi

AU - Shanbhag, Naresh

PY - 2009

Y1 - 2009

N2 - In this paper, we look at how the introduction of Forward Error Correction (FEC) impacts system design in a high-speed I/O link. We present examples where coding gain maps to improvements in transmit swing, ADC precision, jitter tolerance and comparator offset tolerance.

AB - In this paper, we look at how the introduction of Forward Error Correction (FEC) impacts system design in a high-speed I/O link. We present examples where coding gain maps to improvements in transmit swing, ADC precision, jitter tolerance and comparator offset tolerance.

UR - http://www.scopus.com/inward/record.url?scp=74549118907&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=74549118907&partnerID=8YFLogxK

U2 - 10.1109/EPEPS.2009.5338483

DO - 10.1109/EPEPS.2009.5338483

M3 - Conference contribution

AN - SCOPUS:74549118907

SN - 9781424444472

T3 - 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09

SP - 41

EP - 44

BT - 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09

T2 - 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS '09

Y2 - 19 October 2009 through 21 October 2009

ER -

Energy-efficient performance budgeting in FEC-based high-speed I/O links

Abstract

Publication series

Other

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this