Electro-thermal comparison and performance optimization of thin-body SOI and GOI MOSFETs

Eric Pop, Chi On Chui, Sanjiv Sinha, Robert Dutton, Kenneth Goodson

Research output: Contribution to journalConference articlepeer-review

Abstract

This paper examines self-heating trends in ultra-scaled fully depleted SOI and GOI devices. We introduce a self-consistent model for calculating device temperature, saturation current and intrinsic gate delay. We show that the raised device source/drain can be designed to simultaneously lower device temperature and parasitic capacitance, such that the intrinsic gate delay (CV/I) is optimal. We find that a raised source/drain height approximately 3 times the channel thickness would be desirable both from an electrical and thermal point of view. Optimized GOI devices could provide at least 30 percent performance advantage over similar SOI devices, despite the lower thermal conductivity of the germanium layer.

Original languageEnglish (US)
Pages (from-to)411-414
Number of pages4
JournalTechnical Digest - International Electron Devices Meeting, IEDM
StatePublished - Dec 1 2004
Externally publishedYes
EventIEEE International Electron Devices Meeting, 2004 IEDM - San Francisco, CA, United States
Duration: Dec 13 2004Dec 15 2004

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering
  • Materials Chemistry

Fingerprint

Dive into the research topics of 'Electro-thermal comparison and performance optimization of thin-body SOI and GOI MOSFETs'. Together they form a unique fingerprint.

Cite this