Efficient simulation-based optimization of power grid with on-chip voltage regulator

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

IR-drop values of power grid can be reduced through inserting on-chip low-dropout voltage regulators (LDO). In this paper, we explore the optimization of LDOs to meet the IR-drop constraint, where the maximum IR-drop value is less than 10% of power supply. With Cholesky direct solver and SPICE, we propose a method to simulate power grid with LDOs. Based on the simulation method, we develop an efficient flow to optimize the number and locations of the LDOs. Effectiveness of the proposed method is verified by the experimental results. To the best of our knowledge, this is the first work optimizing the number and locations of LDOs to meet the IR-drop constraint.

Original languageEnglish (US)
Title of host publication2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings
Pages531-536
Number of pages6
DOIs
StatePublished - Mar 27 2014
Event2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Suntec, Singapore
Duration: Jan 20 2014Jan 23 2014

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014
CountrySingapore
CitySuntec
Period1/20/141/23/14

Fingerprint

Voltage regulators
SPICE

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Yu, T., & Wong, M. D. F. (2014). Efficient simulation-based optimization of power grid with on-chip voltage regulator. In 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings (pp. 531-536). [6742946] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2014.6742946

Efficient simulation-based optimization of power grid with on-chip voltage regulator. / Yu, Ting; Wong, Martin D.F.

2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. 2014. p. 531-536 6742946 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yu, T & Wong, MDF 2014, Efficient simulation-based optimization of power grid with on-chip voltage regulator. in 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings., 6742946, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 531-536, 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014, Suntec, Singapore, 1/20/14. https://doi.org/10.1109/ASPDAC.2014.6742946
Yu T, Wong MDF. Efficient simulation-based optimization of power grid with on-chip voltage regulator. In 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. 2014. p. 531-536. 6742946. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2014.6742946
Yu, Ting ; Wong, Martin D.F. / Efficient simulation-based optimization of power grid with on-chip voltage regulator. 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings. 2014. pp. 531-536 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{f6f66ca0e30c4b0c841c7bbe934c2446,
title = "Efficient simulation-based optimization of power grid with on-chip voltage regulator",
abstract = "IR-drop values of power grid can be reduced through inserting on-chip low-dropout voltage regulators (LDO). In this paper, we explore the optimization of LDOs to meet the IR-drop constraint, where the maximum IR-drop value is less than 10{\%} of power supply. With Cholesky direct solver and SPICE, we propose a method to simulate power grid with LDOs. Based on the simulation method, we develop an efficient flow to optimize the number and locations of the LDOs. Effectiveness of the proposed method is verified by the experimental results. To the best of our knowledge, this is the first work optimizing the number and locations of LDOs to meet the IR-drop constraint.",
author = "Ting Yu and Wong, {Martin D.F.}",
year = "2014",
month = "3",
day = "27",
doi = "10.1109/ASPDAC.2014.6742946",
language = "English (US)",
isbn = "9781479928163",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
pages = "531--536",
booktitle = "2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings",

}

TY - GEN

T1 - Efficient simulation-based optimization of power grid with on-chip voltage regulator

AU - Yu, Ting

AU - Wong, Martin D.F.

PY - 2014/3/27

Y1 - 2014/3/27

N2 - IR-drop values of power grid can be reduced through inserting on-chip low-dropout voltage regulators (LDO). In this paper, we explore the optimization of LDOs to meet the IR-drop constraint, where the maximum IR-drop value is less than 10% of power supply. With Cholesky direct solver and SPICE, we propose a method to simulate power grid with LDOs. Based on the simulation method, we develop an efficient flow to optimize the number and locations of the LDOs. Effectiveness of the proposed method is verified by the experimental results. To the best of our knowledge, this is the first work optimizing the number and locations of LDOs to meet the IR-drop constraint.

AB - IR-drop values of power grid can be reduced through inserting on-chip low-dropout voltage regulators (LDO). In this paper, we explore the optimization of LDOs to meet the IR-drop constraint, where the maximum IR-drop value is less than 10% of power supply. With Cholesky direct solver and SPICE, we propose a method to simulate power grid with LDOs. Based on the simulation method, we develop an efficient flow to optimize the number and locations of the LDOs. Effectiveness of the proposed method is verified by the experimental results. To the best of our knowledge, this is the first work optimizing the number and locations of LDOs to meet the IR-drop constraint.

UR - http://www.scopus.com/inward/record.url?scp=84897907414&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897907414&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2014.6742946

DO - 10.1109/ASPDAC.2014.6742946

M3 - Conference contribution

AN - SCOPUS:84897907414

SN - 9781479928163

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 531

EP - 536

BT - 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014 - Proceedings

ER -