Effectiveness of machine checks for error diagnostics

Nikhil Pandit; Zbigniew Kalbarczyk; Ravishankar K. Iyer

doi:10.1109/DSN.2009.5270290

Effectiveness of machine checks for error diagnostics

Nikhil Pandit, Zbigniew Kalbarczyk, Ravishankar K. Iyer

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

Machine Check Architecture (MCA) is a processor internal architecture subsystem that detects and logs correctable and uncorrectable errors in the data or control paths in each CPU core and the Northbridge. These errors include parity errors associated with caches, TLBs, ECC errors associated with caches and DRAM, and system bus errors. This paper reports on an experimental study on: (i) monitoring a computing cluster for machine checks and using this data to identify patterns that can be employed for error diagnostics and (ii) introducing faults into the machine to understand the resulting machine checks and correlate this data with relevant performance metrics.

Original language	English (US)
Title of host publication	Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009
Pages	578-583
Number of pages	6
DOIs	https://doi.org/10.1109/DSN.2009.5270290
State	Published - Nov 25 2009
Event	2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009 - Lisbon, Portugal Duration: Jun 29 2009 → Jul 2 2009

Publication series

Name	Proceedings of the International Conference on Dependable Systems and Networks

Other

Other	2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009
Country	Portugal
City	Lisbon
Period	6/29/09 → 7/2/09

ASJC Scopus subject areas

Software
Hardware and Architecture
Computer Networks and Communications

Access to Document

10.1109/DSN.2009.5270290

Fingerprint Dive into the research topics of 'Effectiveness of machine checks for error diagnostics'. Together they form a unique fingerprint.

Cite this

Effectiveness of machine checks for error diagnostics. / Pandit, Nikhil; Kalbarczyk, Zbigniew ; Iyer, Ravishankar K.

Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009. 2009. p. 578-583 5270290 (Proceedings of the International Conference on Dependable Systems and Networks).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Pandit, N, Kalbarczyk, Z & Iyer, RK 2009, Effectiveness of machine checks for error diagnostics. in Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009., 5270290, Proceedings of the International Conference on Dependable Systems and Networks, pp. 578-583, 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009, Lisbon, Portugal, 6/29/09. https://doi.org/10.1109/DSN.2009.5270290

@inproceedings{1cd28bf710ea4af88af0de7e6d51a202,

title = "Effectiveness of machine checks for error diagnostics",

abstract = "Machine Check Architecture (MCA) is a processor internal architecture subsystem that detects and logs correctable and uncorrectable errors in the data or control paths in each CPU core and the Northbridge. These errors include parity errors associated with caches, TLBs, ECC errors associated with caches and DRAM, and system bus errors. This paper reports on an experimental study on: (i) monitoring a computing cluster for machine checks and using this data to identify patterns that can be employed for error diagnostics and (ii) introducing faults into the machine to understand the resulting machine checks and correlate this data with relevant performance metrics.",

author = "Nikhil Pandit and Zbigniew Kalbarczyk and Iyer, {Ravishankar K.}",

year = "2009",

month = nov,

day = "25",

doi = "10.1109/DSN.2009.5270290",

language = "English (US)",

isbn = "9781424444212",

series = "Proceedings of the International Conference on Dependable Systems and Networks",

pages = "578--583",

booktitle = "Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009",

note = "2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009 ; Conference date: 29-06-2009 Through 02-07-2009",

}

TY - GEN

T1 - Effectiveness of machine checks for error diagnostics

AU - Pandit, Nikhil

AU - Kalbarczyk, Zbigniew

AU - Iyer, Ravishankar K.

PY - 2009/11/25

Y1 - 2009/11/25

N2 - Machine Check Architecture (MCA) is a processor internal architecture subsystem that detects and logs correctable and uncorrectable errors in the data or control paths in each CPU core and the Northbridge. These errors include parity errors associated with caches, TLBs, ECC errors associated with caches and DRAM, and system bus errors. This paper reports on an experimental study on: (i) monitoring a computing cluster for machine checks and using this data to identify patterns that can be employed for error diagnostics and (ii) introducing faults into the machine to understand the resulting machine checks and correlate this data with relevant performance metrics.

AB - Machine Check Architecture (MCA) is a processor internal architecture subsystem that detects and logs correctable and uncorrectable errors in the data or control paths in each CPU core and the Northbridge. These errors include parity errors associated with caches, TLBs, ECC errors associated with caches and DRAM, and system bus errors. This paper reports on an experimental study on: (i) monitoring a computing cluster for machine checks and using this data to identify patterns that can be employed for error diagnostics and (ii) introducing faults into the machine to understand the resulting machine checks and correlate this data with relevant performance metrics.

UR - http://www.scopus.com/inward/record.url?scp=70449984114&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70449984114&partnerID=8YFLogxK

U2 - 10.1109/DSN.2009.5270290

DO - 10.1109/DSN.2009.5270290

M3 - Conference contribution

AN - SCOPUS:70449984114

SN - 9781424444212

T3 - Proceedings of the International Conference on Dependable Systems and Networks

SP - 578

EP - 583

BT - Proceedings of the 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009

T2 - 2009 IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2009

Y2 - 29 June 2009 through 2 July 2009

ER -