Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs

Honghua Yang; D. F. Wong

Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs

Research output: Contribution to journal › Conference article

Abstract

An efficient technology mapping algorithm that achieves probably optimal delay in the technology mapped circuit using the general delay model is presented. The algorithm is a non-trivial generalization of FlowMap. A key problem in the algorithm is to compute a K-feasible network cut such that the circuit delay on every cut edge is upper-bounded by a specific value. The algorithm is implemented in a lookup-table (LUT) based FPGA technology mapping package called Edge-Map, and Edge-Map is tested on a set of benchmark circuits.

Original language	English (US)
Pages (from-to)	150-155
Number of pages	6
Journal	IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
State	Published - Dec 1 1994
Externally published	Yes
Event	Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design - San Jose, CA, USA Duration: Nov 6 1994 → Nov 10 1994

Fingerprint

ASJC Scopus subject areas

Software
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Cite this

Yang, H., & Wong, D. F. (1994). Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 150-155.

@article{a2e76145877a40f99e3422509625c6dd,

title = "Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs",

abstract = "An efficient technology mapping algorithm that achieves probably optimal delay in the technology mapped circuit using the general delay model is presented. The algorithm is a non-trivial generalization of FlowMap. A key problem in the algorithm is to compute a K-feasible network cut such that the circuit delay on every cut edge is upper-bounded by a specific value. The algorithm is implemented in a lookup-table (LUT) based FPGA technology mapping package called Edge-Map, and Edge-Map is tested on a set of benchmark circuits.",

author = "Honghua Yang and Wong, {D. F.}",

year = "1994",

month = dec

day = "1",

language = "English (US)",

pages = "150--155",

journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design ; Conference date: 06-11-1994 Through 10-11-1994",

}

TY - JOUR

T1 - Edge-map

T2 - Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design

AU - Yang, Honghua

AU - Wong, D. F.

PY - 1994/12/1

Y1 - 1994/12/1

N2 - An efficient technology mapping algorithm that achieves probably optimal delay in the technology mapped circuit using the general delay model is presented. The algorithm is a non-trivial generalization of FlowMap. A key problem in the algorithm is to compute a K-feasible network cut such that the circuit delay on every cut edge is upper-bounded by a specific value. The algorithm is implemented in a lookup-table (LUT) based FPGA technology mapping package called Edge-Map, and Edge-Map is tested on a set of benchmark circuits.

AB - An efficient technology mapping algorithm that achieves probably optimal delay in the technology mapped circuit using the general delay model is presented. The algorithm is a non-trivial generalization of FlowMap. A key problem in the algorithm is to compute a K-feasible network cut such that the circuit delay on every cut edge is upper-bounded by a specific value. The algorithm is implemented in a lookup-table (LUT) based FPGA technology mapping package called Edge-Map, and Edge-Map is tested on a set of benchmark circuits.

UR - http://www.scopus.com/inward/record.url?scp=0028698960&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0028698960&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:0028698960

SP - 150

EP - 155

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

Y2 - 6 November 1994 through 10 November 1994

ER -

Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs

Abstract

Fingerprint

ASJC Scopus subject areas

Cite this

Access to Document