Duplex

Simultaneous parameter-performance exploration for optimizing analog circuits

Seyed Nematollah Ahmadyan, Shobha Vasudevan

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present Duplex random tree search, an algorithm to optimize performance metrics of analog and mixed signal circuits. Duplex determines the optimal design, the Pareto set and the sensitivity of circuit's performance metrics to its parameters. We demonstrate that Duplex is 5x faster than the state-of-the-art and finds the global optimum for a design whose previously published result was a local optimum. We show our algorithm's scalability by optimizing a system-level post-layout charged-pump PLL circuit.

Original languageEnglish (US)
Title of host publication2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450344661
DOIs
StatePublished - Nov 7 2016
Event35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016 - Austin, United States
Duration: Nov 7 2016Nov 10 2016

Publication series

NameIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
Volume07-10-November-2016
ISSN (Print)1092-3152

Other

Other35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016
CountryUnited States
CityAustin
Period11/7/1611/10/16

Fingerprint

Analog circuits
Networks (circuits)
Phase locked loops
Scalability
Pumps

Keywords

  • circuit simulation
  • circuit synthesis
  • design space exploration
  • optimization
  • random tree search

ASJC Scopus subject areas

  • Software
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Ahmadyan, S. N., & Vasudevan, S. (2016). Duplex: Simultaneous parameter-performance exploration for optimizing analog circuits. In 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016 [2967026] (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; Vol. 07-10-November-2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/2966986.2967026

Duplex : Simultaneous parameter-performance exploration for optimizing analog circuits. / Ahmadyan, Seyed Nematollah; Vasudevan, Shobha.

2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 2967026 (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; Vol. 07-10-November-2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ahmadyan, SN & Vasudevan, S 2016, Duplex: Simultaneous parameter-performance exploration for optimizing analog circuits. in 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016., 2967026, IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD, vol. 07-10-November-2016, Institute of Electrical and Electronics Engineers Inc., 35th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016, Austin, United States, 11/7/16. https://doi.org/10.1145/2966986.2967026
Ahmadyan SN, Vasudevan S. Duplex: Simultaneous parameter-performance exploration for optimizing analog circuits. In 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016. Institute of Electrical and Electronics Engineers Inc. 2016. 2967026. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD). https://doi.org/10.1145/2966986.2967026
Ahmadyan, Seyed Nematollah ; Vasudevan, Shobha. / Duplex : Simultaneous parameter-performance exploration for optimizing analog circuits. 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016. Institute of Electrical and Electronics Engineers Inc., 2016. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).
@inproceedings{d411448fd8f945fa84d4f1ac1b8c42c0,
title = "Duplex: Simultaneous parameter-performance exploration for optimizing analog circuits",
abstract = "We present Duplex random tree search, an algorithm to optimize performance metrics of analog and mixed signal circuits. Duplex determines the optimal design, the Pareto set and the sensitivity of circuit's performance metrics to its parameters. We demonstrate that Duplex is 5x faster than the state-of-the-art and finds the global optimum for a design whose previously published result was a local optimum. We show our algorithm's scalability by optimizing a system-level post-layout charged-pump PLL circuit.",
keywords = "circuit simulation, circuit synthesis, design space exploration, optimization, random tree search",
author = "Ahmadyan, {Seyed Nematollah} and Shobha Vasudevan",
year = "2016",
month = "11",
day = "7",
doi = "10.1145/2966986.2967026",
language = "English (US)",
series = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016",
address = "United States",

}

TY - GEN

T1 - Duplex

T2 - Simultaneous parameter-performance exploration for optimizing analog circuits

AU - Ahmadyan, Seyed Nematollah

AU - Vasudevan, Shobha

PY - 2016/11/7

Y1 - 2016/11/7

N2 - We present Duplex random tree search, an algorithm to optimize performance metrics of analog and mixed signal circuits. Duplex determines the optimal design, the Pareto set and the sensitivity of circuit's performance metrics to its parameters. We demonstrate that Duplex is 5x faster than the state-of-the-art and finds the global optimum for a design whose previously published result was a local optimum. We show our algorithm's scalability by optimizing a system-level post-layout charged-pump PLL circuit.

AB - We present Duplex random tree search, an algorithm to optimize performance metrics of analog and mixed signal circuits. Duplex determines the optimal design, the Pareto set and the sensitivity of circuit's performance metrics to its parameters. We demonstrate that Duplex is 5x faster than the state-of-the-art and finds the global optimum for a design whose previously published result was a local optimum. We show our algorithm's scalability by optimizing a system-level post-layout charged-pump PLL circuit.

KW - circuit simulation

KW - circuit synthesis

KW - design space exploration

KW - optimization

KW - random tree search

UR - http://www.scopus.com/inward/record.url?scp=85000982044&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85000982044&partnerID=8YFLogxK

U2 - 10.1145/2966986.2967026

DO - 10.1145/2966986.2967026

M3 - Conference contribution

T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

BT - 2016 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -