DSA-Aware detailed routing for via layer optimization

Yuelin Du, Zigang Xiao, Martin D F Wong, He Yi, H. S.Philip Wong

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In detailed routing for integrated circuit (IC) designs, vias are usually randomly inserted in order to connect between different routing layers. In the 7 nm technology node and beyond, the wire pitch is below 40 nm, and consequently, the vias become very dense, making via layer printing a challenging problem. Recently block copolymer directed self-assembly (DSA) technology has demonstrated great advantages for via layer patterning using guiding templates. To pattern vias with DSA process, guiding templates are usually printed first with conventional lithography, e:g:, 193 nm immersion lithography (193i) that has a coarser pitch resolution. Then the guiding templates will guide the placement of the DSA patterns (e:g:, vias) inside, and these patterns have a flner resolution than the templates. Different template shapes have different control on the overlay accuracy of the inside vias. By performing DSA experiments, the guiding templates can be classified as feasible and infeasible templates according to the overlay requirement of the technology node. The templates that meet the overlay requirement are feasible templates, and other templates are infeasible. Without considering the DSA template constraints in detailed routing, randomly distributed vias may require infeasible templates to be patterned, which makes the via layers incompatible with the DSA process. In this paper, we propose a DSA-aware detail routing algorithm to optimize the via layers such that only feasible templates are needed for via layer patterning. In addition, among all the feasible templates, the one with better overlay accuracy has higher priority to be picked up by the router for via patterning, which further improves the yield. By enabling DSA process for via layer patterning in the 7 nm technology node, the proposed detailed routing strategy tremendously reduces the manufacturing cost and improves the throughput for IC fabrication.

Original languageEnglish (US)
Title of host publicationAlternative Lithographic Technologies VI
PublisherSPIE
Volume9049
ISBN (Print)9780819499721
DOIs
StatePublished - 2014
EventAlternative Lithographic Technologies VI - San Jose, CA, United States
Duration: Feb 24 2014Feb 27 2014

Other

OtherAlternative Lithographic Technologies VI
CountryUnited States
CitySan Jose, CA
Period2/24/142/27/14

Fingerprint

Self-assembly
Self assembly
self assembly
Template
Routing
templates
optimization
Optimization
Patterning
Overlay
Lithography
Integrated Circuits
Routing algorithms
integrated circuits
Routers
Block copolymers
lithography
Vertex of a graph
Integrated circuits
Printing

Keywords

  • Detailed Routing
  • DSA
  • Template
  • Via Layer Optimization

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Computer Science Applications
  • Applied Mathematics
  • Electrical and Electronic Engineering

Cite this

Du, Y., Xiao, Z., Wong, M. D. F., Yi, H., & Wong, H. S. P. (2014). DSA-Aware detailed routing for via layer optimization. In Alternative Lithographic Technologies VI (Vol. 9049). [90492J] SPIE. https://doi.org/10.1117/12.2045756

DSA-Aware detailed routing for via layer optimization. / Du, Yuelin; Xiao, Zigang; Wong, Martin D F; Yi, He; Wong, H. S.Philip.

Alternative Lithographic Technologies VI. Vol. 9049 SPIE, 2014. 90492J.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Du, Y, Xiao, Z, Wong, MDF, Yi, H & Wong, HSP 2014, DSA-Aware detailed routing for via layer optimization. in Alternative Lithographic Technologies VI. vol. 9049, 90492J, SPIE, Alternative Lithographic Technologies VI, San Jose, CA, United States, 2/24/14. https://doi.org/10.1117/12.2045756
Du Y, Xiao Z, Wong MDF, Yi H, Wong HSP. DSA-Aware detailed routing for via layer optimization. In Alternative Lithographic Technologies VI. Vol. 9049. SPIE. 2014. 90492J https://doi.org/10.1117/12.2045756
Du, Yuelin ; Xiao, Zigang ; Wong, Martin D F ; Yi, He ; Wong, H. S.Philip. / DSA-Aware detailed routing for via layer optimization. Alternative Lithographic Technologies VI. Vol. 9049 SPIE, 2014.
@inproceedings{b60c250470764a9cbd15dee04f2adc74,
title = "DSA-Aware detailed routing for via layer optimization",
abstract = "In detailed routing for integrated circuit (IC) designs, vias are usually randomly inserted in order to connect between different routing layers. In the 7 nm technology node and beyond, the wire pitch is below 40 nm, and consequently, the vias become very dense, making via layer printing a challenging problem. Recently block copolymer directed self-assembly (DSA) technology has demonstrated great advantages for via layer patterning using guiding templates. To pattern vias with DSA process, guiding templates are usually printed first with conventional lithography, e:g:, 193 nm immersion lithography (193i) that has a coarser pitch resolution. Then the guiding templates will guide the placement of the DSA patterns (e:g:, vias) inside, and these patterns have a flner resolution than the templates. Different template shapes have different control on the overlay accuracy of the inside vias. By performing DSA experiments, the guiding templates can be classified as feasible and infeasible templates according to the overlay requirement of the technology node. The templates that meet the overlay requirement are feasible templates, and other templates are infeasible. Without considering the DSA template constraints in detailed routing, randomly distributed vias may require infeasible templates to be patterned, which makes the via layers incompatible with the DSA process. In this paper, we propose a DSA-aware detail routing algorithm to optimize the via layers such that only feasible templates are needed for via layer patterning. In addition, among all the feasible templates, the one with better overlay accuracy has higher priority to be picked up by the router for via patterning, which further improves the yield. By enabling DSA process for via layer patterning in the 7 nm technology node, the proposed detailed routing strategy tremendously reduces the manufacturing cost and improves the throughput for IC fabrication.",
keywords = "Detailed Routing, DSA, Template, Via Layer Optimization",
author = "Yuelin Du and Zigang Xiao and Wong, {Martin D F} and He Yi and Wong, {H. S.Philip}",
year = "2014",
doi = "10.1117/12.2045756",
language = "English (US)",
isbn = "9780819499721",
volume = "9049",
booktitle = "Alternative Lithographic Technologies VI",
publisher = "SPIE",
address = "United States",

}

TY - GEN

T1 - DSA-Aware detailed routing for via layer optimization

AU - Du, Yuelin

AU - Xiao, Zigang

AU - Wong, Martin D F

AU - Yi, He

AU - Wong, H. S.Philip

PY - 2014

Y1 - 2014

N2 - In detailed routing for integrated circuit (IC) designs, vias are usually randomly inserted in order to connect between different routing layers. In the 7 nm technology node and beyond, the wire pitch is below 40 nm, and consequently, the vias become very dense, making via layer printing a challenging problem. Recently block copolymer directed self-assembly (DSA) technology has demonstrated great advantages for via layer patterning using guiding templates. To pattern vias with DSA process, guiding templates are usually printed first with conventional lithography, e:g:, 193 nm immersion lithography (193i) that has a coarser pitch resolution. Then the guiding templates will guide the placement of the DSA patterns (e:g:, vias) inside, and these patterns have a flner resolution than the templates. Different template shapes have different control on the overlay accuracy of the inside vias. By performing DSA experiments, the guiding templates can be classified as feasible and infeasible templates according to the overlay requirement of the technology node. The templates that meet the overlay requirement are feasible templates, and other templates are infeasible. Without considering the DSA template constraints in detailed routing, randomly distributed vias may require infeasible templates to be patterned, which makes the via layers incompatible with the DSA process. In this paper, we propose a DSA-aware detail routing algorithm to optimize the via layers such that only feasible templates are needed for via layer patterning. In addition, among all the feasible templates, the one with better overlay accuracy has higher priority to be picked up by the router for via patterning, which further improves the yield. By enabling DSA process for via layer patterning in the 7 nm technology node, the proposed detailed routing strategy tremendously reduces the manufacturing cost and improves the throughput for IC fabrication.

AB - In detailed routing for integrated circuit (IC) designs, vias are usually randomly inserted in order to connect between different routing layers. In the 7 nm technology node and beyond, the wire pitch is below 40 nm, and consequently, the vias become very dense, making via layer printing a challenging problem. Recently block copolymer directed self-assembly (DSA) technology has demonstrated great advantages for via layer patterning using guiding templates. To pattern vias with DSA process, guiding templates are usually printed first with conventional lithography, e:g:, 193 nm immersion lithography (193i) that has a coarser pitch resolution. Then the guiding templates will guide the placement of the DSA patterns (e:g:, vias) inside, and these patterns have a flner resolution than the templates. Different template shapes have different control on the overlay accuracy of the inside vias. By performing DSA experiments, the guiding templates can be classified as feasible and infeasible templates according to the overlay requirement of the technology node. The templates that meet the overlay requirement are feasible templates, and other templates are infeasible. Without considering the DSA template constraints in detailed routing, randomly distributed vias may require infeasible templates to be patterned, which makes the via layers incompatible with the DSA process. In this paper, we propose a DSA-aware detail routing algorithm to optimize the via layers such that only feasible templates are needed for via layer patterning. In addition, among all the feasible templates, the one with better overlay accuracy has higher priority to be picked up by the router for via patterning, which further improves the yield. By enabling DSA process for via layer patterning in the 7 nm technology node, the proposed detailed routing strategy tremendously reduces the manufacturing cost and improves the throughput for IC fabrication.

KW - Detailed Routing

KW - DSA

KW - Template

KW - Via Layer Optimization

UR - http://www.scopus.com/inward/record.url?scp=84902106474&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84902106474&partnerID=8YFLogxK

U2 - 10.1117/12.2045756

DO - 10.1117/12.2045756

M3 - Conference contribution

AN - SCOPUS:84902106474

SN - 9780819499721

VL - 9049

BT - Alternative Lithographic Technologies VI

PB - SPIE

ER -