Design techniques for wideband discrete-time delta-sigma ADCs with extra loop delay

Yan Wang, Pavan Kumar Hanumolu, Gábor C. Temes

Research output: Contribution to journalArticle

Abstract

Novel implementation techniques, such as the use of direct-charge-transfer stage, noise coupling, and dynamic element matching can improve the performance of wideband ΔΣ ADCs. However, they introduce extra loop delay, which compromises the low-distortion property and even the loop stability. This paper shows how the addition of independent feedback and feed-forward branches to the loop filter can compensate the extra loop delay, and restore the desired signal and noise transfer functions. The design methodology is then generalized for different kinds of ΔΣ ADCs, and the low-distortion property is analyzed. Two wideband delta-sigma ADCs have been designed and simulated to verify the theory.

Original languageEnglish (US)
Article number5756674
Pages (from-to)1518-1530
Number of pages13
JournalIEEE Transactions on Circuits and Systems I: Regular Papers
Volume58
Issue number7
DOIs
StatePublished - May 3 2011
Externally publishedYes

Keywords

  • Delta-Sigma modulator
  • direct-charge-transfer adder
  • extra loop delay

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design techniques for wideband discrete-time delta-sigma ADCs with extra loop delay'. Together they form a unique fingerprint.

  • Cite this