Design hierarchy guided multilevel circuit partitioning

Yongseok Cheon, D. F. Wong

Research output: Contribution to conferencePaper

Abstract

In this paper, we present a new multilevel circuit partitioning algorithm (dhml) which is guided by design hierarchy. In addition to flat netlist hypergraph, we use user design hierarchy as a hint for partitioning because it already has some implications on connectivity information between logical blocks in the design. Using design hierarchy in partitioning is nontrivial since hierarchical elements in design hierarchy does not necessarily have strong internal connectivity, hence we need to determine whether it is preferable to break up or preserve the hierarchical elements. In order to identify and select the hierarchical elements with strong connectivity, Rent exponent is used. Then, the selected hierarchical elements are used as effective clustering scopes during multilevel coarsening phase. The scopes are dynamically updated (enlarged) while building up a clustering tree so that the clustering tree resembles the densely connected portions of the design hierarchy. We tested our algorithm on a set of large industrial designs in which the largest one has 1.8 million cells, 2.8 million nets, and 11 levels of hierarchy. By exploiting design hierarchy, our algorithm produces higher quality partitioning results than the state-of-the-art multilevel partitioner hMetis. Furthermore, experimental results show that dhml yields significantly more stable solutions, which is helpful in practice to reduce the number of runs to obtain the best result.

Original languageEnglish (US)
Pages30-35
Number of pages6
DOIs
StatePublished - 2002
EventISPD-2002: International Symposium on Physical Design - Del Mar, CA, United States
Duration: Apr 7 2002Apr 10 2002

Other

OtherISPD-2002: International Symposium on Physical Design
CountryUnited States
CityDel Mar, CA
Period4/7/024/10/02

Keywords

  • Circuit partitioning
  • Clustering
  • Design hierarchy
  • Rent's rule

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Design hierarchy guided multilevel circuit partitioning'. Together they form a unique fingerprint.

  • Cite this

    Cheon, Y., & Wong, D. F. (2002). Design hierarchy guided multilevel circuit partitioning. 30-35. Paper presented at ISPD-2002: International Symposium on Physical Design, Del Mar, CA, United States. https://doi.org/10.1145/505388.505398