Abstract
The performance of superscrdar processors is more sensitive to the memory system delay than their single-issue predecessors. This paper examines alternative data access microarchitectures that effectively support compilerassisted data prefetching in superscalar processors. In particular, a prefetch buffer is shown to be more effective than increasing the cache dimension in solving the cache pollution problem. All in all, we show that a small data cache with compiler-assisted data prefetching can achieve a performance level close to that of an ideal cache.
| Original language | English (US) |
|---|---|
| Title of host publication | MICRO 1991 - Proceedings of the 24th Annual International Symposium on Microarchitecture |
| Publisher | IEEE Computer Society |
| Pages | 69-73 |
| Number of pages | 5 |
| ISBN (Print) | 0897914600, 9780897914604 |
| DOIs | |
| State | Published - Sep 1 1991 |
| Event | 24th Annual International Symposium on Microarchitecture, MICRO 1991 - Albuquerque, United States Duration: Nov 18 1991 → Nov 20 1991 |
Publication series
| Name | Proceedings of the Annual International Symposium on Microarchitecture, MICRO |
|---|---|
| ISSN (Print) | 1072-4451 |
Other
| Other | 24th Annual International Symposium on Microarchitecture, MICRO 1991 |
|---|---|
| Country | United States |
| City | Albuquerque |
| Period | 11/18/91 → 11/20/91 |
Fingerprint
ASJC Scopus subject areas
- Hardware and Architecture
Cite this
Data access microarchitectures for superscalar processors with compiler-assisted data prefetching. / Chen, William Y.; Mahlke, Scott A.; Chang, Pohua P.; Hwu, Wen-Mei W.
MICRO 1991 - Proceedings of the 24th Annual International Symposium on Microarchitecture. IEEE Computer Society, 1991. p. 69-73 (Proceedings of the Annual International Symposium on Microarchitecture, MICRO).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
}
TY - GEN
T1 - Data access microarchitectures for superscalar processors with compiler-assisted data prefetching
AU - Chen, William Y.
AU - Mahlke, Scott A.
AU - Chang, Pohua P.
AU - Hwu, Wen-Mei W
PY - 1991/9/1
Y1 - 1991/9/1
N2 - The performance of superscrdar processors is more sensitive to the memory system delay than their single-issue predecessors. This paper examines alternative data access microarchitectures that effectively support compilerassisted data prefetching in superscalar processors. In particular, a prefetch buffer is shown to be more effective than increasing the cache dimension in solving the cache pollution problem. All in all, we show that a small data cache with compiler-assisted data prefetching can achieve a performance level close to that of an ideal cache.
AB - The performance of superscrdar processors is more sensitive to the memory system delay than their single-issue predecessors. This paper examines alternative data access microarchitectures that effectively support compilerassisted data prefetching in superscalar processors. In particular, a prefetch buffer is shown to be more effective than increasing the cache dimension in solving the cache pollution problem. All in all, we show that a small data cache with compiler-assisted data prefetching can achieve a performance level close to that of an ideal cache.
UR - http://www.scopus.com/inward/record.url?scp=84944799568&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84944799568&partnerID=8YFLogxK
U2 - 10.1145/123465.123478
DO - 10.1145/123465.123478
M3 - Conference contribution
AN - SCOPUS:84944799568
SN - 0897914600
SN - 9780897914604
T3 - Proceedings of the Annual International Symposium on Microarchitecture, MICRO
SP - 69
EP - 73
BT - MICRO 1991 - Proceedings of the 24th Annual International Symposium on Microarchitecture
PB - IEEE Computer Society
ER -