CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE.

Yale N. Patt, Stephen W. Melvin, Wen mei Hwu, Michael C. Shebanow

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

HPS is a new model for high performance microarchitecture which is targeted for implementing very dissimilar ISP architectures. It derives its performance from executing the operations within a restricted window of a program out-of-order, asynchronously, and concurrently whenever possible. Before the model can be reduced to an effective working implementation of a particular target architecture, several issues need to be resolved. These issues, both in general and in the context of architectures with specific characteristics, are discussed.

Original languageEnglish (US)
Title of host publicationMICRO
Subtitle of host publicationAnnual Microprogramming Workshop
PublisherACM
Pages109-116
Number of pages8
ISBN (Print)0897911725
StatePublished - Dec 1 1985
Externally publishedYes

Publication series

NameMICRO: Annual Microprogramming Workshop
ISSN (Print)0361-2163

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Patt, Y. N., Melvin, S. W., Hwu, W. M., & Shebanow, M. C. (1985). CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE. In MICRO: Annual Microprogramming Workshop (pp. 109-116). (MICRO: Annual Microprogramming Workshop). ACM.

CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE. / Patt, Yale N.; Melvin, Stephen W.; Hwu, Wen mei; Shebanow, Michael C.

MICRO: Annual Microprogramming Workshop. ACM, 1985. p. 109-116 (MICRO: Annual Microprogramming Workshop).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Patt, YN, Melvin, SW, Hwu, WM & Shebanow, MC 1985, CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE. in MICRO: Annual Microprogramming Workshop. MICRO: Annual Microprogramming Workshop, ACM, pp. 109-116.
Patt YN, Melvin SW, Hwu WM, Shebanow MC. CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE. In MICRO: Annual Microprogramming Workshop. ACM. 1985. p. 109-116. (MICRO: Annual Microprogramming Workshop).
Patt, Yale N. ; Melvin, Stephen W. ; Hwu, Wen mei ; Shebanow, Michael C. / CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE. MICRO: Annual Microprogramming Workshop. ACM, 1985. pp. 109-116 (MICRO: Annual Microprogramming Workshop).
@inproceedings{77b852406727453a9dc1590a843ac5a8,
title = "CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE.",
abstract = "HPS is a new model for high performance microarchitecture which is targeted for implementing very dissimilar ISP architectures. It derives its performance from executing the operations within a restricted window of a program out-of-order, asynchronously, and concurrently whenever possible. Before the model can be reduced to an effective working implementation of a particular target architecture, several issues need to be resolved. These issues, both in general and in the context of architectures with specific characteristics, are discussed.",
author = "Patt, {Yale N.} and Melvin, {Stephen W.} and Hwu, {Wen mei} and Shebanow, {Michael C.}",
year = "1985",
month = "12",
day = "1",
language = "English (US)",
isbn = "0897911725",
series = "MICRO: Annual Microprogramming Workshop",
publisher = "ACM",
pages = "109--116",
booktitle = "MICRO",

}

TY - GEN

T1 - CRITICAL ISSUES REGARDING HPS, A HIGH PERFORMANCE MICROARCHITECTURE.

AU - Patt, Yale N.

AU - Melvin, Stephen W.

AU - Hwu, Wen mei

AU - Shebanow, Michael C.

PY - 1985/12/1

Y1 - 1985/12/1

N2 - HPS is a new model for high performance microarchitecture which is targeted for implementing very dissimilar ISP architectures. It derives its performance from executing the operations within a restricted window of a program out-of-order, asynchronously, and concurrently whenever possible. Before the model can be reduced to an effective working implementation of a particular target architecture, several issues need to be resolved. These issues, both in general and in the context of architectures with specific characteristics, are discussed.

AB - HPS is a new model for high performance microarchitecture which is targeted for implementing very dissimilar ISP architectures. It derives its performance from executing the operations within a restricted window of a program out-of-order, asynchronously, and concurrently whenever possible. Before the model can be reduced to an effective working implementation of a particular target architecture, several issues need to be resolved. These issues, both in general and in the context of architectures with specific characteristics, are discussed.

UR - http://www.scopus.com/inward/record.url?scp=0022329170&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022329170&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022329170

SN - 0897911725

T3 - MICRO: Annual Microprogramming Workshop

SP - 109

EP - 116

BT - MICRO

PB - ACM

ER -