Critical evaluation of SOI design guidelines

Rouwaida Kanj, Elyse Rosenbaum

Research output: Contribution to journalArticle

Abstract

Design guidelines for static and domino silicon-on-insulator (SOI) CMOS circuits are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-silicon. Most published design fixes for eliminating parasitic bipolar induced upset are shown to aggravate the charge sharing problem. A new and improved predischarge method for enhancing the noise tolerance of SOI domino circuits is thus proposed. The topic of multiple output domino logic in SOI technology is addressed for the first time. Multiple output domino logic is shown to be more prone to bipolar leakage induced upset than regular domino. Many of the design practices used to alleviate bipolar leakage in regular domino are no longer valid due to the multiple output domino logic's inherent design requirements. A novel SOI-specific multiple output domino logic, particularly suitable for adder designs, is introduced to minimize the bipolar leakage risk.

Original languageEnglish (US)
Pages (from-to)885-894
Number of pages10
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume12
Issue number9
DOIs
StatePublished - Sep 1 2004

Fingerprint

Silicon
Silicon on insulator technology
Logic design
Networks (circuits)
Adders

Keywords

  • CMOS digital integrated circuits
  • Integrated circuit design
  • Leakage currents
  • Silicon-on-insulator (SOI) technology

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Critical evaluation of SOI design guidelines. / Kanj, Rouwaida; Rosenbaum, Elyse.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 9, 01.09.2004, p. 885-894.

Research output: Contribution to journalArticle

@article{505d6f93d80c42c0bd06fd2e918418d3,
title = "Critical evaluation of SOI design guidelines",
abstract = "Design guidelines for static and domino silicon-on-insulator (SOI) CMOS circuits are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-silicon. Most published design fixes for eliminating parasitic bipolar induced upset are shown to aggravate the charge sharing problem. A new and improved predischarge method for enhancing the noise tolerance of SOI domino circuits is thus proposed. The topic of multiple output domino logic in SOI technology is addressed for the first time. Multiple output domino logic is shown to be more prone to bipolar leakage induced upset than regular domino. Many of the design practices used to alleviate bipolar leakage in regular domino are no longer valid due to the multiple output domino logic's inherent design requirements. A novel SOI-specific multiple output domino logic, particularly suitable for adder designs, is introduced to minimize the bipolar leakage risk.",
keywords = "CMOS digital integrated circuits, Integrated circuit design, Leakage currents, Silicon-on-insulator (SOI) technology",
author = "Rouwaida Kanj and Elyse Rosenbaum",
year = "2004",
month = "9",
day = "1",
doi = "10.1109/TVLSI.2004.833665",
language = "English (US)",
volume = "12",
pages = "885--894",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "9",

}

TY - JOUR

T1 - Critical evaluation of SOI design guidelines

AU - Kanj, Rouwaida

AU - Rosenbaum, Elyse

PY - 2004/9/1

Y1 - 2004/9/1

N2 - Design guidelines for static and domino silicon-on-insulator (SOI) CMOS circuits are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-silicon. Most published design fixes for eliminating parasitic bipolar induced upset are shown to aggravate the charge sharing problem. A new and improved predischarge method for enhancing the noise tolerance of SOI domino circuits is thus proposed. The topic of multiple output domino logic in SOI technology is addressed for the first time. Multiple output domino logic is shown to be more prone to bipolar leakage induced upset than regular domino. Many of the design practices used to alleviate bipolar leakage in regular domino are no longer valid due to the multiple output domino logic's inherent design requirements. A novel SOI-specific multiple output domino logic, particularly suitable for adder designs, is introduced to minimize the bipolar leakage risk.

AB - Design guidelines for static and domino silicon-on-insulator (SOI) CMOS circuits are evaluated. Restructuring the logic to eliminate gates with large fan-ins is almost as beneficial for SOI as for bulk-silicon. Most published design fixes for eliminating parasitic bipolar induced upset are shown to aggravate the charge sharing problem. A new and improved predischarge method for enhancing the noise tolerance of SOI domino circuits is thus proposed. The topic of multiple output domino logic in SOI technology is addressed for the first time. Multiple output domino logic is shown to be more prone to bipolar leakage induced upset than regular domino. Many of the design practices used to alleviate bipolar leakage in regular domino are no longer valid due to the multiple output domino logic's inherent design requirements. A novel SOI-specific multiple output domino logic, particularly suitable for adder designs, is introduced to minimize the bipolar leakage risk.

KW - CMOS digital integrated circuits

KW - Integrated circuit design

KW - Leakage currents

KW - Silicon-on-insulator (SOI) technology

UR - http://www.scopus.com/inward/record.url?scp=4544386127&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=4544386127&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2004.833665

DO - 10.1109/TVLSI.2004.833665

M3 - Article

AN - SCOPUS:4544386127

VL - 12

SP - 885

EP - 894

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 9

ER -