Configurable multi-product floorplanning

Qiang Ma, Martin D.F. Wong, Kai Yuan Chao

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Before VLSI design starts, it is strategically important to do product planning for targeted market segments that need specific applications, and to optimally reuse at different levels to save design and silicon costs with shorter time-to-market schedule. Conventional ASIC or SoC design floorplan usually targets for one single product; and, high efforts in re-floorplan and re-convergence for different products are still required if there is no pre-design stage multi-product planning. Therefore, the problem of designing floorplans at product or market planning stage that simultaneously optimizes multiple products, or Multi-product Floorplanning, is introduced. To the best of our knowledge, this is the first work in literature that addresses this newly emerged and financially important problem. We start with the necessary number of basic functional blocks to accommodate all the products, and pack them using a simulated annealing (SA) based floorplanner that can easily incorporate other costs (e.g., product finance weights). Given a candidate floorplan, we provide both an O(n3) exact algorithm and a O(n) greedy heuristic to identify the Minimum Feasible Region for each product, where n is the number of basic blocks in this floorplan. These identification procedures are integrated into the SA framework to generate a floorplan that favors the configurable multi-product design. The effectiveness of our approach is validated by promising results on several data sets derived from industrial test cases.

Original languageEnglish (US)
Title of host publication2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
Pages549-554
Number of pages6
DOIs
StatePublished - Apr 28 2010
Event2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 - Taipei, Taiwan, Province of China
Duration: Jan 18 2010Jan 21 2010

Publication series

NameProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
CountryTaiwan, Province of China
CityTaipei
Period1/18/101/21/10

Fingerprint

Simulated annealing
Planning
Finance
Application specific integrated circuits
Product design
Costs
Silicon
System-on-chip

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Ma, Q., Wong, M. D. F., & Chao, K. Y. (2010). Configurable multi-product floorplanning. In 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 (pp. 549-554). [5419824] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2010.5419824

Configurable multi-product floorplanning. / Ma, Qiang; Wong, Martin D.F.; Chao, Kai Yuan.

2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. p. 549-554 5419824 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ma, Q, Wong, MDF & Chao, KY 2010, Configurable multi-product floorplanning. in 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010., 5419824, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 549-554, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, Province of China, 1/18/10. https://doi.org/10.1109/ASPDAC.2010.5419824
Ma Q, Wong MDF, Chao KY. Configurable multi-product floorplanning. In 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. p. 549-554. 5419824. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). https://doi.org/10.1109/ASPDAC.2010.5419824
Ma, Qiang ; Wong, Martin D.F. ; Chao, Kai Yuan. / Configurable multi-product floorplanning. 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010. 2010. pp. 549-554 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).
@inproceedings{8ea92f0d5ae549c58267caadaaf11444,
title = "Configurable multi-product floorplanning",
abstract = "Before VLSI design starts, it is strategically important to do product planning for targeted market segments that need specific applications, and to optimally reuse at different levels to save design and silicon costs with shorter time-to-market schedule. Conventional ASIC or SoC design floorplan usually targets for one single product; and, high efforts in re-floorplan and re-convergence for different products are still required if there is no pre-design stage multi-product planning. Therefore, the problem of designing floorplans at product or market planning stage that simultaneously optimizes multiple products, or Multi-product Floorplanning, is introduced. To the best of our knowledge, this is the first work in literature that addresses this newly emerged and financially important problem. We start with the necessary number of basic functional blocks to accommodate all the products, and pack them using a simulated annealing (SA) based floorplanner that can easily incorporate other costs (e.g., product finance weights). Given a candidate floorplan, we provide both an O(n3) exact algorithm and a O(n) greedy heuristic to identify the Minimum Feasible Region for each product, where n is the number of basic blocks in this floorplan. These identification procedures are integrated into the SA framework to generate a floorplan that favors the configurable multi-product design. The effectiveness of our approach is validated by promising results on several data sets derived from industrial test cases.",
author = "Qiang Ma and Wong, {Martin D.F.} and Chao, {Kai Yuan}",
year = "2010",
month = "4",
day = "28",
doi = "10.1109/ASPDAC.2010.5419824",
language = "English (US)",
isbn = "9781424457656",
series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
pages = "549--554",
booktitle = "2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010",

}

TY - GEN

T1 - Configurable multi-product floorplanning

AU - Ma, Qiang

AU - Wong, Martin D.F.

AU - Chao, Kai Yuan

PY - 2010/4/28

Y1 - 2010/4/28

N2 - Before VLSI design starts, it is strategically important to do product planning for targeted market segments that need specific applications, and to optimally reuse at different levels to save design and silicon costs with shorter time-to-market schedule. Conventional ASIC or SoC design floorplan usually targets for one single product; and, high efforts in re-floorplan and re-convergence for different products are still required if there is no pre-design stage multi-product planning. Therefore, the problem of designing floorplans at product or market planning stage that simultaneously optimizes multiple products, or Multi-product Floorplanning, is introduced. To the best of our knowledge, this is the first work in literature that addresses this newly emerged and financially important problem. We start with the necessary number of basic functional blocks to accommodate all the products, and pack them using a simulated annealing (SA) based floorplanner that can easily incorporate other costs (e.g., product finance weights). Given a candidate floorplan, we provide both an O(n3) exact algorithm and a O(n) greedy heuristic to identify the Minimum Feasible Region for each product, where n is the number of basic blocks in this floorplan. These identification procedures are integrated into the SA framework to generate a floorplan that favors the configurable multi-product design. The effectiveness of our approach is validated by promising results on several data sets derived from industrial test cases.

AB - Before VLSI design starts, it is strategically important to do product planning for targeted market segments that need specific applications, and to optimally reuse at different levels to save design and silicon costs with shorter time-to-market schedule. Conventional ASIC or SoC design floorplan usually targets for one single product; and, high efforts in re-floorplan and re-convergence for different products are still required if there is no pre-design stage multi-product planning. Therefore, the problem of designing floorplans at product or market planning stage that simultaneously optimizes multiple products, or Multi-product Floorplanning, is introduced. To the best of our knowledge, this is the first work in literature that addresses this newly emerged and financially important problem. We start with the necessary number of basic functional blocks to accommodate all the products, and pack them using a simulated annealing (SA) based floorplanner that can easily incorporate other costs (e.g., product finance weights). Given a candidate floorplan, we provide both an O(n3) exact algorithm and a O(n) greedy heuristic to identify the Minimum Feasible Region for each product, where n is the number of basic blocks in this floorplan. These identification procedures are integrated into the SA framework to generate a floorplan that favors the configurable multi-product design. The effectiveness of our approach is validated by promising results on several data sets derived from industrial test cases.

UR - http://www.scopus.com/inward/record.url?scp=77951248810&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951248810&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2010.5419824

DO - 10.1109/ASPDAC.2010.5419824

M3 - Conference contribution

AN - SCOPUS:77951248810

SN - 9781424457656

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 549

EP - 554

BT - 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010

ER -