TY - JOUR
T1 - Condition Monitoring of SiC MOSFETs Based on Gate-Leakage Current Estimation
AU - Wang, Patrick
AU - Zatarski, Joseph
AU - Banerjee, Arijit
AU - Donnal, John S.
N1 - Publisher Copyright:
© 1963-2012 IEEE.
PY - 2022
Y1 - 2022
N2 - Silicon carbide (SiC) MOSFETs have a lower loss, faster switching, and better thermal conductivity compared to silicon MOSFETs; however, their reliability remains a major concern hindering their widespread adoption. In situ, low-cost condition monitoring of the devices within the power converter can alleviate this concern. Gate-leakage current has been shown to be one of the most consistent failure precursors of degraded SiC MOSFETs. This article presents an approach to monitor the condition of SiC MOSFETs by an in situ estimation of the gate-leakage current using an add-on circuit. A prototype converter along with the extended monitoring circuit is used to experimentally validate the proposed approach. The proposed strategy ensures that the gate-leakage current estimation approach is solely dependent on the gate-oxide degradation and has a minimum dependence on the converter's operating conditions, including duty ratio, dc-link voltage, switching frequency, and output power, opening opportunity to device-level prognostics using sophisticated algorithms.
AB - Silicon carbide (SiC) MOSFETs have a lower loss, faster switching, and better thermal conductivity compared to silicon MOSFETs; however, their reliability remains a major concern hindering their widespread adoption. In situ, low-cost condition monitoring of the devices within the power converter can alleviate this concern. Gate-leakage current has been shown to be one of the most consistent failure precursors of degraded SiC MOSFETs. This article presents an approach to monitor the condition of SiC MOSFETs by an in situ estimation of the gate-leakage current using an add-on circuit. A prototype converter along with the extended monitoring circuit is used to experimentally validate the proposed approach. The proposed strategy ensures that the gate-leakage current estimation approach is solely dependent on the gate-oxide degradation and has a minimum dependence on the converter's operating conditions, including duty ratio, dc-link voltage, switching frequency, and output power, opening opportunity to device-level prognostics using sophisticated algorithms.
KW - Gate leakage
KW - gate-oxide degradation
KW - health monitoring
KW - reliability
KW - silicon carbide (SiC)
UR - http://www.scopus.com/inward/record.url?scp=85122059160&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85122059160&partnerID=8YFLogxK
U2 - 10.1109/TIM.2021.3137866
DO - 10.1109/TIM.2021.3137866
M3 - Article
AN - SCOPUS:85122059160
SN - 0018-9456
VL - 71
JO - IEEE Transactions on Instrumentation and Measurement
JF - IEEE Transactions on Instrumentation and Measurement
ER -