Compiler techniques for high performance sequentially consistent java programs

Zehra Sura, Xing Fang, Chi Leung Wong, Samuel P. Midkiff, Jaejin Lee, David A Padua

Research output: Contribution to conferencePaper

Abstract

The rise of Java, C#, and other explicitly parallel languages has increased the importance of compiling for different software memory models. This paper describes co-operating escape, thread structure, and delay set analyses that enable high performance for sequentially consistent programs. We compare the performance of a set of Java programs compiled for sequential consistency (SC) with the performance of the same programs compiled for weak consistency. For SC, we observe a slowdown of 10% on average for an architecture based on the Intel Xeon processor, and 26% on average for an architecture based on the IBM Power3.

Original languageEnglish (US)
Pages2-13
Number of pages12
DOIs
StatePublished - Dec 1 2005
Event2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05 - Chicago, IL, United States
Duration: Jun 15 2005Jun 17 2005

Other

Other2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05
CountryUnited States
CityChicago, IL
Period6/15/056/17/05

Fingerprint

Data storage equipment

Keywords

  • Java
  • Memory consistency
  • Multithread
  • Synchronization

ASJC Scopus subject areas

  • Software

Cite this

Sura, Z., Fang, X., Wong, C. L., Midkiff, S. P., Lee, J., & Padua, D. A. (2005). Compiler techniques for high performance sequentially consistent java programs. 2-13. Paper presented at 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05, Chicago, IL, United States. https://doi.org/10.1145/1065944.1065947

Compiler techniques for high performance sequentially consistent java programs. / Sura, Zehra; Fang, Xing; Wong, Chi Leung; Midkiff, Samuel P.; Lee, Jaejin; Padua, David A.

2005. 2-13 Paper presented at 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05, Chicago, IL, United States.

Research output: Contribution to conferencePaper

Sura, Z, Fang, X, Wong, CL, Midkiff, SP, Lee, J & Padua, DA 2005, 'Compiler techniques for high performance sequentially consistent java programs', Paper presented at 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05, Chicago, IL, United States, 6/15/05 - 6/17/05 pp. 2-13. https://doi.org/10.1145/1065944.1065947
Sura Z, Fang X, Wong CL, Midkiff SP, Lee J, Padua DA. Compiler techniques for high performance sequentially consistent java programs. 2005. Paper presented at 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05, Chicago, IL, United States. https://doi.org/10.1145/1065944.1065947
Sura, Zehra ; Fang, Xing ; Wong, Chi Leung ; Midkiff, Samuel P. ; Lee, Jaejin ; Padua, David A. / Compiler techniques for high performance sequentially consistent java programs. Paper presented at 2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05, Chicago, IL, United States.12 p.
@conference{b58337815c3347c2a1612cb19998e7c5,
title = "Compiler techniques for high performance sequentially consistent java programs",
abstract = "The rise of Java, C#, and other explicitly parallel languages has increased the importance of compiling for different software memory models. This paper describes co-operating escape, thread structure, and delay set analyses that enable high performance for sequentially consistent programs. We compare the performance of a set of Java programs compiled for sequential consistency (SC) with the performance of the same programs compiled for weak consistency. For SC, we observe a slowdown of 10{\%} on average for an architecture based on the Intel Xeon processor, and 26{\%} on average for an architecture based on the IBM Power3.",
keywords = "Java, Memory consistency, Multithread, Synchronization",
author = "Zehra Sura and Xing Fang and Wong, {Chi Leung} and Midkiff, {Samuel P.} and Jaejin Lee and Padua, {David A}",
year = "2005",
month = "12",
day = "1",
doi = "10.1145/1065944.1065947",
language = "English (US)",
pages = "2--13",
note = "2005 ACM SIGPLAN Symposium on Principles and Practise of Parallel Programming, PROPP 05 ; Conference date: 15-06-2005 Through 17-06-2005",

}

TY - CONF

T1 - Compiler techniques for high performance sequentially consistent java programs

AU - Sura, Zehra

AU - Fang, Xing

AU - Wong, Chi Leung

AU - Midkiff, Samuel P.

AU - Lee, Jaejin

AU - Padua, David A

PY - 2005/12/1

Y1 - 2005/12/1

N2 - The rise of Java, C#, and other explicitly parallel languages has increased the importance of compiling for different software memory models. This paper describes co-operating escape, thread structure, and delay set analyses that enable high performance for sequentially consistent programs. We compare the performance of a set of Java programs compiled for sequential consistency (SC) with the performance of the same programs compiled for weak consistency. For SC, we observe a slowdown of 10% on average for an architecture based on the Intel Xeon processor, and 26% on average for an architecture based on the IBM Power3.

AB - The rise of Java, C#, and other explicitly parallel languages has increased the importance of compiling for different software memory models. This paper describes co-operating escape, thread structure, and delay set analyses that enable high performance for sequentially consistent programs. We compare the performance of a set of Java programs compiled for sequential consistency (SC) with the performance of the same programs compiled for weak consistency. For SC, we observe a slowdown of 10% on average for an architecture based on the Intel Xeon processor, and 26% on average for an architecture based on the IBM Power3.

KW - Java

KW - Memory consistency

KW - Multithread

KW - Synchronization

UR - http://www.scopus.com/inward/record.url?scp=31844442862&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=31844442862&partnerID=8YFLogxK

U2 - 10.1145/1065944.1065947

DO - 10.1145/1065944.1065947

M3 - Paper

AN - SCOPUS:31844442862

SP - 2

EP - 13

ER -